{"id":"https://openalex.org/W1771962873","doi":"https://doi.org/10.1007/3-540-59047-1_55","title":"Quantitative evaluation of formal based synthesis in ASIC design","display_name":"Quantitative evaluation of formal based synthesis in ASIC design","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W1771962873","doi":"https://doi.org/10.1007/3-540-59047-1_55","mag":"1771962873"},"language":"en","primary_location":{"id":"doi:10.1007/3-540-59047-1_55","doi":"https://doi.org/10.1007/3-540-59047-1_55","is_oa":true,"landing_page_url":"https://doi.org/10.1007/3-540-59047-1_55","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F3-540-59047-1_55.pdf","source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","ki-jl-1","norway-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W2490836007","display_name":"Theorem Provers in Circuit Design"},"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://link.springer.com/content/pdf/10.1007%2F3-540-59047-1_55.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070010513","display_name":"G. Bezzi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2799464224","display_name":"Italtel (Italy)","ror":"https://ror.org/012ae7p27","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799464224"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Bezzi","raw_affiliation_strings":["ITALTEL DRSC Settimo Milanese, Italy","ITALTEL DRSC Settimo Milanese"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese, Italy","institution_ids":["https://openalex.org/I2799464224"]},{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese","institution_ids":["https://openalex.org/I2799464224"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052422346","display_name":"Massimo Bombana","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2799464224","display_name":"Italtel (Italy)","ror":"https://ror.org/012ae7p27","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799464224"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Bombana","raw_affiliation_strings":["ITALTEL DRSC Settimo Milanese, Italy","ITALTEL DRSC Settimo Milanese"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese, Italy","institution_ids":["https://openalex.org/I2799464224"]},{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese","institution_ids":["https://openalex.org/I2799464224"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000272580","display_name":"P. Cavalloro","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2799464224","display_name":"Italtel (Italy)","ror":"https://ror.org/012ae7p27","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799464224"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Cavalloro","raw_affiliation_strings":["ITALTEL DRSC Settimo Milanese, Italy","ITALTEL DRSC Settimo Milanese"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese, Italy","institution_ids":["https://openalex.org/I2799464224"]},{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese","institution_ids":["https://openalex.org/I2799464224"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068180763","display_name":"Salvatore Conigliaro","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2799464224","display_name":"Italtel (Italy)","ror":"https://ror.org/012ae7p27","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799464224"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Conigliaro","raw_affiliation_strings":["ITALTEL DRSC Settimo Milanese, Italy","ITALTEL DRSC Settimo Milanese"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese, Italy","institution_ids":["https://openalex.org/I2799464224"]},{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese","institution_ids":["https://openalex.org/I2799464224"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066452434","display_name":"G. Zaza","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2799464224","display_name":"Italtel (Italy)","ror":"https://ror.org/012ae7p27","country_code":"IT","type":"company","lineage":["https://openalex.org/I2799464224"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Zaza","raw_affiliation_strings":["ITALTEL DRSC Settimo Milanese, Italy","ITALTEL DRSC Settimo Milanese"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese, Italy","institution_ids":["https://openalex.org/I2799464224"]},{"raw_affiliation_string":"ITALTEL DRSC Settimo Milanese","institution_ids":["https://openalex.org/I2799464224"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2799464224"],"apc_list":{"value":5000,"currency":"EUR","value_usd":5392},"apc_paid":null,"fwci":0.4995,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66415663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8759999871253967,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8759999871253967,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.10270000249147415,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.016300000250339508,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asic-design","display_name":"ASIC design","score":0.8730000257492065},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"design space exploration","score":0.9340000152587891},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.9240000247955322},{"id":"https://openalex.org/keywords/formal-verification","display_name":"formal verification","score":0.5960000157356262},{"id":"https://openalex.org/keywords/quantitative-assessment","display_name":"quantitative evaluation","score":0.5569999814033508},{"id":"https://openalex.org/keywords/design-flow-integration","display_name":"design flow integration","score":0.6639999747276306},{"id":"https://openalex.org/keywords/high-level-abstraction","display_name":"high-level abstraction","score":0.5609999895095825},{"id":"https://openalex.org/keywords/time-to-market-reduction","display_name":"time-to-market reduction","score":0.5199999809265137},{"id":"https://openalex.org/keywords/product-reliability","display_name":"product reliability","score":0.7390000224113464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.820885181427002},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6129817962646484},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6009240746498108},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5972431898117065},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5942309498786926},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5765473246574402},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5624954700469971},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.5483421087265015},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5255602598190308},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.49587854743003845},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4393789768218994},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4341079592704773},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.4199552536010742},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3805597424507141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20419076085090637},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16628950834274292},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.13195088505744934},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10769298672676086},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/3-540-59047-1_55","doi":"https://doi.org/10.1007/3-540-59047-1_55","is_oa":true,"landing_page_url":"https://doi.org/10.1007/3-540-59047-1_55","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F3-540-59047-1_55.pdf","source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","ki-jl-1","norway-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"}],"best_oa_location":{"id":"doi:10.1007/3-540-59047-1_55","doi":"https://doi.org/10.1007/3-540-59047-1_55","is_oa":true,"landing_page_url":"https://doi.org/10.1007/3-540-59047-1_55","pdf_url":"https://link.springer.com/content/pdf/10.1007%2F3-540-59047-1_55.pdf","source":{"id":"https://openalex.org/S106296714","display_name":"Lecture notes in computer science","issn_l":"0302-9743","issn":["0302-9743","1611-3349"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","ki-jl-1","norway-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Computer Science","raw_type":"book-chapter"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1771962873.pdf","grobid_xml":"https://content.openalex.org/works/W1771962873.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1488098244","https://openalex.org/W1605324301","https://openalex.org/W1608099088","https://openalex.org/W1990054376","https://openalex.org/W2034962526","https://openalex.org/W2099136913","https://openalex.org/W2119469280","https://openalex.org/W2121367682","https://openalex.org/W2152691384"],"related_works":["https://openalex.org/W4236604936","https://openalex.org/W2626537644","https://openalex.org/W1488098244","https://openalex.org/W7098352879","https://openalex.org/W3013027327","https://openalex.org/W2148506261","https://openalex.org/W2080429490","https://openalex.org/W2104537853","https://openalex.org/W2474591774","https://openalex.org/W2043858766"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}