{"id":"https://openalex.org/W1610016640","doi":"https://doi.org/10.1109/bipol.1994.587850","title":"A 1.1 V bootstrapped bipolar CMOS logic (B/sup 2/CMOS) for low power systems","display_name":"A 1.1 V bootstrapped bipolar CMOS logic (B/sup 2/CMOS) for low power systems","publication_year":2002,"publication_date":"2002-12-17","ids":{"openalex":"https://openalex.org/W1610016640","doi":"https://doi.org/10.1109/bipol.1994.587850","mag":"1610016640"},"language":"en","primary_location":{"id":"doi:10.1109/bipol.1994.587850","doi":"https://doi.org/10.1109/bipol.1994.587850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bipol.1994.587850","pdf_url":null,"source":{"id":"https://openalex.org/S4210187148","display_name":"IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)","issn_l":"1088-9299","issn":["1088-9299","2378-590X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086529029","display_name":"Sherif H. K. Embabi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.H.K. Embabi","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061388364","display_name":"Abdellatif Bellaouar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"A. Bellaouar","raw_affiliation_strings":["Microelectronics Laboratory of CDTA, Algiers, Algeria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Laboratory of CDTA, Algiers, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111281908","display_name":"K. Islam","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Islam","raw_affiliation_strings":["Department of Electrical Engineering, Texas A and M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06508808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"37","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.0044999998062849045,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.003100000089034438,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-voltage-operation","display_name":"low-voltage operation","score":0.8220000267028809},{"id":"https://openalex.org/keywords/low-power-circuits","display_name":"low-power circuits","score":0.6159999966621399},{"id":"https://openalex.org/keywords/fan-out","display_name":"fan-out","score":0.6769999861717224}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.9230554699897766},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.6475009322166443},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6039997935295105},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5336295962333679},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5005347728729248},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4981355667114258},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.399742990732193},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.37452036142349243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33858397603034973},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32593590021133423},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2975994944572449},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.25940752029418945},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.25175708532333374},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.14461183547973633},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11186140775680542},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/bipol.1994.587850","doi":"https://doi.org/10.1109/bipol.1994.587850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/bipol.1994.587850","pdf_url":null,"source":{"id":"https://openalex.org/S4210187148","display_name":"IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)","issn_l":"1088-9299","issn":["1088-9299","2378-590X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W610266305","https://openalex.org/W2164689591","https://openalex.org/W2166529908"],"related_works":["https://openalex.org/W2183531671","https://openalex.org/W2160646232","https://openalex.org/W2104529811","https://openalex.org/W1523515178","https://openalex.org/W2050599397","https://openalex.org/W2168046765","https://openalex.org/W1966927686","https://openalex.org/W2102357940","https://openalex.org/W2118799855","https://openalex.org/W2141549312"],"abstract_inverted_index":{"This":[0],"paper":[1],"reports":[2],"on":[3],"a":[4,31],"BiCMOS":[5,33],"logic":[6],"gate":[7,42,60],"which":[8,83],"is":[9,61,78,84],"capable":[10],"of":[11,56,66,74,87,92],"operating":[12],"down":[13],"to":[14],"1.1":[15],"V":[16,50],"and":[17,45,51],"can,":[18],"hence,":[19],"be":[20],"used":[21],"for":[22],"low":[23],"power":[24],"systems.":[25],"The":[26,53,71],"proposed":[27],"B/sup":[28,40,58,76],"2/CMOS":[29,41,59,77],"uses":[30],"non-complementary":[32],"process.":[34],"Simulations":[35],"have":[36],"shown":[37],"that":[38,91],"the":[39,57,75],"outperforms":[43],"CMOS":[44,93],"BiNMOS":[46],"gates":[47],"at":[48,68,94],"3":[49],"below.":[52],"cross-over":[54],"capacitance/fanout":[55],"100":[62],"fF":[63],"(i.e.":[64],"fanout":[65],"4)":[67],"1.5":[69,95],"V.":[70,96],"delay-to-load":[72],"sensitivity":[73],"220":[79],"ps/pF":[80],"(8":[81],"ps/fanout)":[82],"one":[85],"order":[86],"magnitude":[88],"smaller":[89],"than":[90]},"counts_by_year":[],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2016-06-24T00:00:00"}