{"id":"https://openalex.org/W1597930007","doi":null,"title":"Rapid prototyping of a DVB-SH turbo decoder using high-level-synthesis","display_name":"Rapid prototyping of a DVB-SH turbo decoder using high-level-synthesis","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W1597930007","mag":"1597930007"},"language":"en","primary_location":{"id":"mag:1597930007","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/5404063/","pdf_url":null,"source":{"id":"https://openalex.org/S4306418442","display_name":"Forum on specification and Design Languages","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Forum on specification and Design Languages","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071469068","display_name":"Marko R\u00f6\u00dfler","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marko R\u00f6\u00dfler","raw_affiliation_strings":["Circuit and System Design, Chemnitz University of Technology, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit and System Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065475244","display_name":"Hailu Wang","orcid":"https://orcid.org/0000-0002-6771-7677","observed_orcids":["https://orcid.org/0000-0002-6771-7677","https://orcid.org/0000-0002-5366-9782"]},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hailu Wang","raw_affiliation_strings":["Circuit and System Design, Chemnitz University of Technology, Germany"],"raw_orcid":"https://orcid.org/0000-0002-6771-7677","affiliations":[{"raw_affiliation_string":"Circuit and System Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001903841","display_name":"Ulrich Heinkel","orcid":"https://orcid.org/0000-0002-0729-6030","observed_orcids":["https://orcid.org/0000-0002-0729-6030"]},"institutions":[{"id":"https://openalex.org/I2610724","display_name":"Chemnitz University of Technology","ror":"https://ror.org/00a208s56","country_code":"DE","type":"education","lineage":["https://openalex.org/I2610724"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ulrich Heinkel","raw_affiliation_strings":["Circuit and System Design, Chemnitz University of Technology, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Circuit and System Design, Chemnitz University of Technology, Germany","institution_ids":["https://openalex.org/I2610724"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015621274","display_name":"Nur Engin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"N. Engin","raw_affiliation_strings":["Corporate I&T/Research, NXP Semiconductors, Eindhoven, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Corporate I&T/Research, NXP Semiconductors, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070320580","display_name":"W. Drescher","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210123704","display_name":"NXP (Germany)","ror":"https://ror.org/0268h4j55","country_code":"DE","type":"company","lineage":["https://openalex.org/I109147379","https://openalex.org/I4210123704"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"W. Drescher","raw_affiliation_strings":["Mobile & Personal, PL Feature, NXP Semiconductors, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mobile & Personal, PL Feature, NXP Semiconductors, Dresden, Germany","institution_ids":["https://openalex.org/I4210123704"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9377,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80846229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/turbo-decoder","display_name":"turbo decoder","score":0.9670000076293945},{"id":"https://openalex.org/keywords/dvb-sh","display_name":"DVB-SH","score":0.9359999895095825},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.9430000185966492},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7120000123977661},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"software-defined radio","score":0.7260000109672546},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"rapid prototyping","score":0.6959999799728394},{"id":"https://openalex.org/keywords/program-transformation","display_name":"program transformation","score":0.4740000069141388},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.6079999804496765},{"id":"https://openalex.org/keywords/throughput","display_name":"throughput","score":0.6520000100135803}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8030716180801392},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.6159353256225586},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.6146901845932007},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5898942351341248},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5632566809654236},{"id":"https://openalex.org/C2776240298","wikidata":"https://www.wikidata.org/wiki/Q1138513","display_name":"Turbo","level":2,"score":0.5542129278182983},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4971621334552765},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4874174892902374},{"id":"https://openalex.org/C12232224","wikidata":"https://www.wikidata.org/wiki/Q7853840","display_name":"Turbo equalizer","level":5,"score":0.47364890575408936},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.46076181530952454},{"id":"https://openalex.org/C114504821","wikidata":"https://www.wikidata.org/wiki/Q2164281","display_name":"Turbo code","level":3,"score":0.4525744318962097},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.42879462242126465},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42546534538269043},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4231318533420563},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.40472179651260376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4023737907409668},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.22699928283691406},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17433270812034607},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1673133671283722},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.15484854578971863},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.13770121335983276},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1194787323474884},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11742651462554932},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.07439848780632019},{"id":"https://openalex.org/C46462455","wikidata":"https://www.wikidata.org/wiki/Q5395712","display_name":"Error floor","level":4,"score":0.0},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:1597930007","doi":null,"is_oa":false,"landing_page_url":"http://ieeexplore.ieee.org/document/5404063/","pdf_url":null,"source":{"id":"https://openalex.org/S4306418442","display_name":"Forum on specification and Design Languages","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Forum on specification and Design Languages","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W151196095","https://openalex.org/W2102097307","https://openalex.org/W2112432448","https://openalex.org/W2161761794","https://openalex.org/W2167984742","https://openalex.org/W2171130495"],"related_works":["https://openalex.org/W2885072527","https://openalex.org/W1924025434","https://openalex.org/W2117776548","https://openalex.org/W1992003655","https://openalex.org/W2736146249","https://openalex.org/W3005623138","https://openalex.org/W2362464521","https://openalex.org/W2220496225","https://openalex.org/W2539890378","https://openalex.org/W2395467932"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,9,21,62],"prototyping":[6],"exercise,":[7],"mapping":[8,36,70,93],"turbo":[10,25],"decoder":[11,26],"high-level":[12],"description":[13],"directly":[14,40],"to":[15,55,60],"FPGA":[16],"for":[17],"fast":[18],"simulation":[19],"of":[20,73,90,92],"software":[22],"radio.":[23],"The":[24,48,69,86],"algorithm":[27],"is":[28],"described":[29],"in":[30,79,81,88],"C":[31],"programming":[32],"language":[33],"and":[34,59,83,94,98],"the":[35,42,53,95],"has":[37],"been":[38],"done":[39],"using":[41],"high":[43],"level":[44],"synthesis":[45],"tool":[46],"CoDeveloper.":[47],"manual":[49],"transformations":[50],"made":[51],"on":[52],"code":[54],"facilitate":[56],"ef!cient":[57],"compilation":[58],"achieve":[61],"tools":[63],"compliant":[64],"overall":[65],"structure":[66],"are":[67,100],"described.":[68],"exercise":[71],"consists":[72],"several":[74],"steps":[75],"with":[76],"changes":[77],"resulting":[78],"improvements":[80],"performance":[82],"resource":[84],"usage.":[85],"results":[87],"terms":[89],"effort":[91],"achieved":[96],"size":[97],"throughput":[99],"discussed.":[101]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-09-24T07:57:37.273135","created_date":"2016-06-24T00:00:00"}