{"id":"https://openalex.org/W1596460331","doi":"https://doi.org/10.1109/esscir.1998.186248","title":"A CD analog front\u2013end in BiCMOS technology","display_name":"A CD analog front\u2013end in BiCMOS technology","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W1596460331","doi":"https://doi.org/10.1109/esscir.1998.186248","mag":"1596460331"},"language":"en","primary_location":{"id":"pmh:oai:boa.unimib.it:10281/36864","doi":"https://doi.org/10.1109/esscir.1998.186248","is_oa":false,"landing_page_url":"http://hdl.handle.net/10281/36864","pdf_url":null,"source":{"id":"https://openalex.org/S4306401259","display_name":"BOA (University of Milano-Bicocca)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I66752286","host_organization_name":"University of Milano-Bicocca","host_organization_lineage":["https://openalex.org/I66752286"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068780641","display_name":"G. Brasca","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Brasca","raw_affiliation_strings":["SGS-Thomson Microelectronics, Cornaredo (MI), Italia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SGS-Thomson Microelectronics, Cornaredo (MI), Italia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009728646","display_name":"Vittorio Colonna","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Colonna","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030562876","display_name":"P. Cusinato","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"P. Cusinato","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022670062","display_name":"G. Gandolfi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Gandolfi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Fabrizio Stefani","orcid":"https://orcid.org/0000-0001-5200-0529","observed_orcids":["https://orcid.org/0000-0001-5200-0529"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fabrizio Stefani","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-5200-0529","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026887332","display_name":"Davide Tonietto","orcid":"https://orcid.org/0000-0002-7319-143X","observed_orcids":["https://orcid.org/0000-0002-7319-143X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Davide Tonietto","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5038780136","display_name":"Andrea Baschirotto","orcid":"https://orcid.org/0000-0002-8844-5754","observed_orcids":["https://orcid.org/0000-0002-8844-5754"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Bas\u00e7hirotto","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-8844-5754","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8514,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.91669023,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"220","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.002400000113993883,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.0010000000474974513,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.9089999794960022},{"id":"https://openalex.org/keywords/compact-disc","display_name":"compact disc","score":0.41100001335144043},{"id":"https://openalex.org/keywords/preamplifier","display_name":"preamplifier","score":0.6859999895095825},{"id":"https://openalex.org/keywords/flat-group-delay","display_name":"flat group delay","score":0.828000009059906},{"id":"https://openalex.org/keywords/analog-to-digital-conversion","display_name":"analog-to-digital conversion","score":0.7289999723434448},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"digital signal processor","score":0.824999988079071},{"id":"https://openalex.org/keywords/0-7-mum-cmos","display_name":"0.7 \u03bcm CMOS","score":0.7059999704360962}],"concepts":[{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.7509835362434387},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5399837493896484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5375158190727234},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.5272361636161804},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5157806873321533},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5069434642791748},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5048306584358215},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.45501887798309326},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42324012517929077},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4201374053955078},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3933561146259308},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3884125351905823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31831857562065125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2909293472766876},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2124621868133545},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.20406758785247803},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13982662558555603},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:boa.unimib.it:10281/36864","doi":"https://doi.org/10.1109/esscir.1998.186248","is_oa":false,"landing_page_url":"http://hdl.handle.net/10281/36864","pdf_url":null,"source":{"id":"https://openalex.org/S4306401259","display_name":"BOA (University of Milano-Bicocca)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I66752286","host_organization_name":"University of Milano-Bicocca","host_organization_lineage":["https://openalex.org/I66752286"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"mag:1596460331","doi":"https://doi.org/10.1109/esscir.1998.186248","is_oa":false,"landing_page_url":"https://boa.unimib.it/handle/10281/36864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1496213988","https://openalex.org/W1575202549","https://openalex.org/W2114391471","https://openalex.org/W2123916763","https://openalex.org/W2141017855","https://openalex.org/W2324357901"],"related_works":["https://openalex.org/W2156496121","https://openalex.org/W2141017855","https://openalex.org/W2171591950","https://openalex.org/W4231598214","https://openalex.org/W2376994463","https://openalex.org/W1559386923","https://openalex.org/W1496213988","https://openalex.org/W4235593390","https://openalex.org/W2123998249","https://openalex.org/W1538768761"],"abstract_inverted_index":{"A":[0],"BiCMOS":[1,99],"analog":[2],"front-end":[3],"to":[4,80,87],"be":[5],"used":[6],"in":[7,72,96],"a":[8,13,35,97],"complete":[9],"two-chip":[10],"set":[11],"with":[12,28,48,53,84],"digital":[14,30],"signal":[15,74,83],"processor":[16],"for":[17],"Compact":[18],"Disk":[19],"(CD)":[20],"is":[21,66,78,94],"presented.":[22],"The":[23,76,92],"proposed":[24],"device":[25,93],"exchanges":[26],"data":[27],"the":[29,73],"counterpart":[31],"by":[32],"means":[33],"of":[34],"I2C-like":[36],"bus":[37],"serial":[38],"interface.":[39],"Four":[40],"input":[41],"signals":[42],"(current":[43],"or":[44],"voltage)":[45],"are":[46],"preamplified":[47],"flat":[49],"group-delay":[50],"and":[51,58],"digitized":[52],"6-bit":[54],"(for":[55,60],"servo":[56],"path)":[57,62],"8-bit":[59],"RF":[61],"accuracy.":[63],"This":[64],"accuracy":[65],"achieved":[67],"without":[68],"using":[69,101],"an":[70],"equalizer":[71],"path.":[75],"system":[77],"designed":[79],"process":[81],"CD":[82],"speed":[85],"up":[86],"4x":[88],"(i.e.":[89],"3.2MHz":[90],"bandwidth).":[91],"realized":[95],"0.7\u03bcm":[98],"technology":[100],"21.5mm2chip":[102],"area.":[103],"\u00a9":[104],"1998":[105],"Editions":[106],"Frontieres.":[107]},"counts_by_year":[],"updated_date":"2026-11-06T12:05:46.655746","created_date":"2016-06-24T00:00:00"}