{"id":"https://openalex.org/W1593663333","doi":"https://doi.org/10.1109/ecctd.2005.1523113","title":"Power and delay optimization for network on chip","display_name":"Power and delay optimization for network on chip","publication_year":2006,"publication_date":"2006-10-11","ids":{"openalex":"https://openalex.org/W1593663333","doi":"https://doi.org/10.1109/ecctd.2005.1523113","mag":"1593663333"},"language":"en","primary_location":{"id":"doi:10.1109/ecctd.2005.1523113","doi":"https://doi.org/10.1109/ecctd.2005.1523113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523113","pdf_url":null,"source":{"id":"https://openalex.org/S4306418310","display_name":"European Conference on Circuit Theory and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W1593663333"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004431719","display_name":"Mohsen Nickray","orcid":"https://orcid.org/0000-0001-6968-6029","observed_orcids":["https://orcid.org/0000-0001-6968-6029"]},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Nickray","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, Department of Electrical and Computer Engineering, University of Tehran, Iran","Dept. of Electr. & Comput. Eng, Tehran Univ., Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, Department of Electrical and Computer Engineering, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049706564","display_name":"Masoud Dehyadegari","orcid":"https://orcid.org/0000-0002-9473-5459","observed_orcids":["https://orcid.org/0000-0002-9473-5459"]},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Dehyadgari","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, Department of Electrical and Computer Engineering, University of Tehran, Iran","Dept. of Electr. & Comput. Eng, Tehran Univ., Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, Department of Electrical and Computer Engineering, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007","observed_orcids":["https://orcid.org/0000-0001-8614-2007"]},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Afzali-kusha","raw_affiliation_strings":["Low-Power High-Performance Nanosystems Laboratory, Department of Electrical and Computer Engineering, University of Tehran, Iran","Dept. of Electr. & Comput. Eng, Tehran Univ., Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Low-Power High-Performance Nanosystems Laboratory, Department of Electrical and Computer Engineering, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Tehran Univ., Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":1.7935,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.85295716,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":"3","issue":null,"first_page":"273","last_page":"276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-chip","display_name":"network-on-chip","score":0.921999990940094},{"id":"https://openalex.org/keywords/power-optimization","display_name":"power optimization","score":0.7919999957084656},{"id":"https://openalex.org/keywords/delay-optimization","display_name":"delay optimization","score":0.9919999837875366},{"id":"https://openalex.org/keywords/fat-tree-topology","display_name":"fat-tree topology","score":0.8489999771118164},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"genetic algorithm","score":0.8240000009536743},{"id":"https://openalex.org/keywords/task-graph-mapping","display_name":"task graph mapping","score":0.8960000276565552},{"id":"https://openalex.org/keywords/node-mapping","display_name":"node mapping","score":0.7580000162124634},{"id":"https://openalex.org/keywords/power-delay-tradeoff","display_name":"power-delay tradeoff","score":0.5400000214576721}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6762731671333313},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5615036487579346},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5574696063995361},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5417969226837158},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5294271111488342},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.525983989238739},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.5206990838050842},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5168364644050598},{"id":"https://openalex.org/C80899671","wikidata":"https://www.wikidata.org/wiki/Q1304193","display_name":"Vertex (graph theory)","level":3,"score":0.512201726436615},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.4762853980064392},{"id":"https://openalex.org/C2781010653","wikidata":"https://www.wikidata.org/wiki/Q12056602","display_name":"Tree network","level":3,"score":0.46934616565704346},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4559831917285919},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43761885166168213},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3431243896484375},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2351684272289276},{"id":"https://openalex.org/C311688","wikidata":"https://www.wikidata.org/wiki/Q2393193","display_name":"Time complexity","level":2,"score":0.1998317539691925},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18150606751441956},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.16720446944236755},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.16342106461524963},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14198747277259827},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ecctd.2005.1523113","doi":"https://doi.org/10.1109/ecctd.2005.1523113","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ecctd.2005.1523113","pdf_url":null,"source":{"id":"https://openalex.org/S4306418310","display_name":"European Conference on Circuit Theory and Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320324891","display_name":"Iran Telecommunication Research Center","ror":"https://ror.org/01a3g2z22"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1593266071","https://openalex.org/W2042876290","https://openalex.org/W2123456523","https://openalex.org/W2160642395","https://openalex.org/W2165021839","https://openalex.org/W2171215895","https://openalex.org/W4231114788","https://openalex.org/W4242904093"],"related_works":["https://openalex.org/W2350026588","https://openalex.org/W2010551507","https://openalex.org/W2357685140","https://openalex.org/W2968239336","https://openalex.org/W1861711510","https://openalex.org/W2073593819","https://openalex.org/W4312951790","https://openalex.org/W2060300193","https://openalex.org/W2026033731","https://openalex.org/W1042336611"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,72],"introduce":[4],"an":[5],"algorithm":[6,10,41],"based":[7],"on":[8,22],"genetic":[9],"for":[11],"optimizing":[12],"power":[13,31,36,66],"consumption":[14,37],"and":[15,50],"delay":[16],"of":[17,43,77],"applications":[18],"which":[19],"are":[20],"mapped":[21],"fat":[23],"tree":[24],"topology.":[25],"We":[26],"develop":[27],"a":[28,59],"NOC":[29,61],"communication":[30],"model":[32],"to":[33,46],"estimate":[34],"tire":[35],"in":[38],"communication.":[39],"Our":[40],"consists":[42],"Vertex":[44],"mapping":[45,49],"PEs,":[47],"Node":[48],"Delay":[51],"optimization.":[52],"These":[53],"steps":[54],"map":[55],"task":[56],"graphs":[57],"into":[58],"fat-tree":[60],"how":[62],"had":[63],"been":[64],"minimum":[65],"consumption.":[67],"Experimental":[68],"results":[69],"show":[70],"that":[71],"could":[73],"achieve":[74],"the":[75],"efficiency":[76],"94%.":[78]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":1}],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}