{"id":"https://openalex.org/W1576859142","doi":null,"title":"Structured layout design","display_name":"Structured layout design","publication_year":1981,"publication_date":"1981-01-01","ids":{"openalex":"https://openalex.org/W1576859142","mag":"1576859142"},"language":"en","primary_location":{"id":"pmh:146314","doi":null,"is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=146314","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"External research report"},"volume":null,"type":"report","is_traditional":false,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.tue.nl/en/publications/597712b1-cfa7-4fe2-a1c0-366665e07f4d","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110749740","display_name":"Ralph H. J. M. Otten","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Rhjm Ralph Otten","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5110749740"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.23119999468326569,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.23119999468326569,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12325","display_name":"Urban Design and Spatial Analysis","score":0.12710000574588776,"subfield":{"id":"https://openalex.org/subfields/3322","display_name":"Urban Studies"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T13518","display_name":"Architecture and Computational Design","score":0.061400000005960464,"subfield":{"id":"https://openalex.org/subfields/2216","display_name":"Architecture"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/layout-design","display_name":"layout design","score":0.6579999923706055}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4819754958152771}],"mesh":[],"locations_count":6,"locations":[{"id":"pmh:146314","doi":null,"is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=146314","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"External research report"},{"id":"pmh:oai:library.tue.nl:146314","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/146314","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"External research report"},{"id":"pmh:oai:pure.tue.nl:openaire/597712b1-cfa7-4fe2-a1c0-366665e07f4d","doi":null,"is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/597712b1-cfa7-4fe2-a1c0-366665e07f4d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Otten, R H J M 1981, Structured layout design. EUT report. E, Fac. of Electrical Engineering, vol. 80-E-111, Technische Hogeschool Eindhoven, Eindhoven.","raw_type":"info:eu-repo/semantics/report"},{"id":"pmh:tue:oai:library.tue.nl:146314","doi":null,"is_oa":false,"landing_page_url":"http://repository.tue.nl/146314","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/report"},{"id":"pmh:tue:oai:pure.tue.nl:publications/597712b1-cfa7-4fe2-a1c0-366665e07f4d","doi":null,"is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/597712b1-cfa7-4fe2-a1c0-366665e07f4d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/report"},{"id":"mag:1576859142","doi":null,"is_oa":false,"landing_page_url":"https://pure.tue.nl/ws/files/4378182/8201577.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306510196","display_name":"EUT report. E, Fac. of Electrical Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"EUT report. E, Fac. of Electrical Engineering","raw_type":null}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire/597712b1-cfa7-4fe2-a1c0-366665e07f4d","doi":null,"is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/597712b1-cfa7-4fe2-a1c0-366665e07f4d","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Otten, R H J M 1981, Structured layout design. EUT report. E, Fac. of Electrical Engineering, vol. 80-E-111, Technische Hogeschool Eindhoven, Eindhoven.","raw_type":"info:eu-repo/semantics/report"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1482173263","https://openalex.org/W1588942736","https://openalex.org/W2102075452","https://openalex.org/W2132204609","https://openalex.org/W2132209428","https://openalex.org/W2135461915","https://openalex.org/W2147656741","https://openalex.org/W2148817888","https://openalex.org/W2153580689","https://openalex.org/W2983995785","https://openalex.org/W4246544804"],"related_works":["https://openalex.org/W7062135245","https://openalex.org/W7073682184","https://openalex.org/W7073593891","https://openalex.org/W1558609831","https://openalex.org/W6987440586","https://openalex.org/W3141169810","https://openalex.org/W7055662182","https://openalex.org/W7096819738","https://openalex.org/W7164270241","https://openalex.org/W7006446991"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}