{"id":"https://openalex.org/W157685817","doi":null,"title":"FPGA platform for prototyping and evaluation of neural network automotive applications","display_name":"FPGA platform for prototyping and evaluation of neural network automotive applications","publication_year":2002,"publication_date":"2002-09-02","ids":{"openalex":"https://openalex.org/W157685817","mag":"157685817"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.529.6934","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.529.6934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://trs-new.jpl.nasa.gov/dspace/bitstream/2014/8615/1/02-1183.pdf","raw_type":"text"},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056218697","display_name":"Nazeeh Aranki","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nazeeh Aranki","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5053123557","display_name":"Raoul Tawel","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Tawel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02537806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9218999743461609,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9218999743461609,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.02759999968111515,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.019200000911951065,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.5569999814033508},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"reconfigurable computing","score":0.9020000100135803},{"id":"https://openalex.org/keywords/neural-network-hardware","display_name":"neural network hardware","score":0.7730000019073486},{"id":"https://openalex.org/keywords/recurrent-neural-networks","display_name":"recurrent neural networks","score":0.7609999775886536},{"id":"https://openalex.org/keywords/multilayer-perceptron","display_name":"multilayer perceptron","score":0.8650000095367432},{"id":"https://openalex.org/keywords/neuroprocessor","display_name":"neuroprocessor","score":0.7179999947547913},{"id":"https://openalex.org/keywords/vehicle-control","display_name":"vehicle control","score":0.7239999771118164},{"id":"https://openalex.org/keywords/engine-misfire-detection","display_name":"engine misfire detection","score":0.7390000224113464},{"id":"https://openalex.org/keywords/engine-idle-speed-control","display_name":"engine idle speed control","score":0.9300000071525574},{"id":"https://openalex.org/keywords/simd-architecture","display_name":"SIMD architecture","score":0.9169999957084656},{"id":"https://openalex.org/keywords/xilinx-virtex","display_name":"Xilinx Virtex","score":0.6589999794960022},{"id":"https://openalex.org/keywords/vehicle-diagnostics","display_name":"vehicle diagnostics","score":0.5400000214576721}],"concepts":[{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.7134290933609009},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6463614702224731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6205068826675415},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5342243313789368},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.531089186668396},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5289832353591919},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.44257745146751404},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36428582668304443},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32743749022483826},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20559045672416687},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.10869798064231873},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.529.6934","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.529.6934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://trs-new.jpl.nasa.gov/dspace/bitstream/2014/8615/1/02-1183.pdf","raw_type":"text"},{"id":"mag:157685817","doi":null,"is_oa":false,"landing_page_url":"https://ntrs.nasa.gov/search.jsp?R=20060029564","pdf_url":null,"source":{"id":"https://openalex.org/S4306402118","display_name":"NASA Technical Reports Server (NASA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I4210124779","host_organization_name":"National Aeronautics and Space Administration","host_organization_lineage":["https://openalex.org/I4210124779"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1497135955","https://openalex.org/W2157148561"],"related_works":["https://openalex.org/W2255911743","https://openalex.org/W2164668368","https://openalex.org/W778155201","https://openalex.org/W165862689","https://openalex.org/W2038161833","https://openalex.org/W2727768036","https://openalex.org/W2542663200","https://openalex.org/W4249234386","https://openalex.org/W7098857116","https://openalex.org/W2792219760"],"abstract_inverted_index":{"In":[0],"this":[1,186],"paper":[2],"we":[3,159],"present":[4],"an":[5,27,147],"FPGA":[6,86,156,163],"based":[7,19,104,153],"reconfigurable":[8],"computing":[9],"platform":[10],"for":[11,21,47,185],"prototyping":[12],"and":[13,23,70,87,101,149,166,173],"evaluation":[14],"of":[15,66,91,94,113,131],"advanced":[16],"neural":[17],"network":[18],"applications":[20],"control":[22],"diagnostics":[24],"i":[25],"n":[26],"automotive":[28],"sub-systems.":[29],"Recurrent":[30],"networks":[31],"with":[32],"internal":[33],"or":[34,45],"extemal":[35],"feedback":[36],"have":[37],"proven":[38],"to":[39,107,122,145],"be":[40,60,123],"very":[41],"useful":[42],"as":[43,62],"models":[44],"controllcrs":[46],"dynamical":[48],"systems.":[49],"Our":[50],"system":[51],"implements":[52],"a":[53,63,67,71,82,92,137,181],"recurrent":[54,74],"multi-layer":[55],"perceptron":[56],"(RMLP),":[57],"which":[58],"may":[59],"regarded":[61],"combined":[64],"generalization":[65],"feedforward":[68],"MLP":[69],"one-layer":[72],"fully":[73],"network.":[75],"The":[76,128],"neuroprocessor":[77,133],"design":[78,110,115,164],"was":[79,116,134],"implemented":[80],"using":[81],"single":[83],"Xilinx":[84],"Virtex":[85],"made":[88],"extensive":[89],"use":[90],"variety":[93],"techniques;":[95],"including":[96],"intra-layer":[97,129],"parallelism,":[98],"inter-layer":[99],"multiplexing,":[100],"fixed-point":[102],"bit-serial":[103],"computational":[105],"techniques":[106],"achieve":[108],"extreme":[109],"compactness.":[111],"Flexibility":[112],"the":[114,120,132,141,155,167,183],"achieved":[117],"by":[118],"allowing":[119],"architecture":[121,130],"on-the-fly":[124],"programmable":[125],"from":[126],"RAM.":[127],"organized":[135],"in":[136],"SIMD":[138],"configuration.":[139],"While":[140],"overall":[142],"goal":[143],"is":[144],"develop":[146],"inexpensive":[148],"commercially":[150],"viable":[151],"ASIC":[152],"on":[154],"IP":[157],"core,":[158],"describe":[160],"here":[161],"our":[162],"implementation":[165],"two":[168],"challenging":[169],"applications,":[170],"misfire":[171],"detection":[172],"engine":[174],"idle":[175],"speed":[176],"control,":[177],"that":[178],"had":[179],"served":[180],"s":[182],"focus":[184],"effort.":[187],"1.":[188]},"counts_by_year":[],"updated_date":"2026-11-01T11:40:01.658920","created_date":"2016-06-24T00:00:00"}