{"id":"https://openalex.org/W1566907904","doi":null,"title":"The Art of Analog Layout","display_name":"The Art of Analog Layout","publication_year":2000,"publication_date":"2000-12-15","ids":{"openalex":"https://openalex.org/W1566907904","mag":"1566907904"},"language":"en","primary_location":{"id":"pmh:oai:aleph.bib-bvb.de:BVB01-017446687","doi":null,"is_oa":false,"landing_page_url":"http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=017446687&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033639222","display_name":"A. E. Hastings","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A. E. Hastings","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5033639222"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":19.4398,"has_fulltext":false,"cited_by_count":540,"citation_normalized_percentile":{"value":0.99602365,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7865999937057495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7865999937057495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.07010000199079514,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.04690000042319298,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analog-layout","display_name":"analog circuit layout","score":0.6869999766349792},{"id":"https://openalex.org/keywords/semiconductor-device-physics","display_name":"semiconductor device physics","score":0.6980000138282776},{"id":"https://openalex.org/keywords/semiconductor-manufacturing","display_name":"semiconductor manufacturing","score":0.8289999961853027},{"id":"https://openalex.org/keywords/bipolar-process","display_name":"bipolar process","score":0.5879999995231628},{"id":"https://openalex.org/keywords/cmos-process","display_name":"CMOS process","score":0.8289999961853027},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.8420000076293945},{"id":"https://openalex.org/keywords/failure-mechanisms","display_name":"failure mechanisms","score":0.6299999952316284},{"id":"https://openalex.org/keywords/electrostatic-discharge","display_name":"electrostatic discharge","score":0.7710000276565552},{"id":"https://openalex.org/keywords/electromigration","display_name":"electromigration","score":0.8169999718666077},{"id":"https://openalex.org/keywords/hot-carrier-injection","display_name":"hot carrier injection","score":0.9440000057220459},{"id":"https://openalex.org/keywords/parasitic-effects","display_name":"parasitic effects","score":0.49900001287460327},{"id":"https://openalex.org/keywords/resistors","display_name":"resistors","score":0.7990000247955322},{"id":"https://openalex.org/keywords/capacitors","display_name":"capacitors","score":0.9739999771118164},{"id":"https://openalex.org/keywords/inductors","display_name":"inductors","score":0.7590000033378601},{"id":"https://openalex.org/keywords/current-mirror","display_name":"current mirror","score":0.5460000038146973},{"id":"https://openalex.org/keywords/current-sink","display_name":"current sink","score":0.41200000047683716},{"id":"https://openalex.org/keywords/analog-integrated-circuits","display_name":"analog integrated circuits","score":0.3610000014305115},{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.39100000262260437},{"id":"https://openalex.org/keywords/interconnects","display_name":"interconnects","score":0.4309999942779541},{"id":"https://openalex.org/keywords/thin-film-resistors","display_name":"thin film resistors","score":0.4410000145435333}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.7519358992576599},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.7053691744804382},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.6458873748779297},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.4835631549358368},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3527997136116028},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3353310823440552},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11927452683448792},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07912659645080566}],"mesh":[],"locations_count":3,"locations":[{"id":"pmh:oai:aleph.bib-bvb.de:BVB01-017446687","doi":null,"is_oa":false,"landing_page_url":"http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=017446687&sequence=000001&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:cds.cern.ch:1374901","doi":null,"is_oa":false,"landing_page_url":"http://cds.cern.ch/record/1374901","pdf_url":null,"source":{"id":"https://openalex.org/S4306402195","display_name":"CERN Document Server (European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"mag:1566907904","doi":null,"is_oa":false,"landing_page_url":"http://e-library.ittelkom-jkt.ac.id/index.php?p=show_detail&id=1227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1590700665","https://openalex.org/W24136597","https://openalex.org/W1591636867","https://openalex.org/W1506251946","https://openalex.org/W7166658098","https://openalex.org/W617071296","https://openalex.org/W7097288775","https://openalex.org/W4231301848","https://openalex.org/W4240648397","https://openalex.org/W589744691"],"abstract_inverted_index":{"(NOTE:":[0],"Each":[1],"chapter":[2],"concludes":[3],"with":[4],"Summary":[5],"and":[6,13,18,63,68,72,81,89,106,118,123,184,195,232,255,279,302,307,337,415,461,501,524,555,559,609,616,631,636],"Exercises.)":[7],"1.":[8],"Device":[9,313,578,581],"Physics.":[10],"Semiconductors.":[11,16],"Generation":[12],"Recombination.":[14],"Extrinsic":[15],"Diffusion":[17,88,298,554],"Drift.":[19],"PN":[20,467],"Junctions.":[21],"Depletion":[22],"Regions.":[23],"PH":[24],"Diodes.":[25,27,29,447,455,457,465,469,472,475],"Schottky":[26,456,474],"Zener":[28,454,471],"Ohmic":[30],"Contacts.":[31,515],"Bipolar":[32,324,328,351,354,359,364,370,375,379,385,392,397,400,418,432,596,601],"Junction":[33,265,468],"Transistors.":[34,39,45,325,343,348,352,356,376,380,393,398,401,407,412,419,439,445,453,478,491,495,520,522,526,528,534,538,540,566],"Beta.":[35],"I-V":[36,42],"Characteristics.":[37,43],"MOS":[38,267,477,481,486,490,498,519,533,536,549,565,569],"Threshold":[40,506],"Voltage.":[41],"JFET":[44,542,547],"2.":[46],"Semiconductor":[47],"Fabrication.":[48],"Silicon":[49,86,99],"Manufacture.":[50],"Crystal":[51,56],"Growth.":[52],"Wafer":[53],"Manufacturing.":[54],"The":[55,168,357,362,368,541,683],"Structure":[57],"of":[58,78,85,95,108,212,261,273,277,284,350,396,404,409,489,518,564,624,662,675,686],"Silicon.":[59],"Photolithography.":[60],"Photoresists.":[61],"Photomasks":[62],"Reticles.":[64],"Patterning.":[65],"Oxide":[66,70,74,79],"Growth":[67,71,80],"Removal.":[69,75,82],"Deposition.":[73,100,103],"Other":[76,93],"Effects":[77,94],"Local":[83],"Oxidation":[84],"(LOCOS).":[87],"Ion":[90,97,175],"Implantation.":[91,98],"Diffusion.":[92,96],"Epitaxy.":[101],"Polysilicon":[102,295],"Metallization.":[104],"Deposition":[105],"Removal":[107],"Aluminum.":[109],"Refractory":[110],"Barrier":[111],"Metal.":[112],"Silicidation.":[113],"Interlevel":[114,116],"Oxide,":[115],"Nitride,":[117],"Protective":[119],"Overcoat.":[120],"Assembly.":[121],"Mount":[122],"Bond.":[124],"Packaging.":[125],"3.":[126],"Representative":[127],"Processes.":[128,463,503],"Standard":[129,353,358,363,369,383,450,595,600],"Bipolar.":[130,384,451],"Essential":[131,141,151],"Features.":[132,142,152],"Fabrication":[133,143,153],"Sequence.":[134,144,154],"Available":[135,145,155,213,262],"Devices.":[136,146,156,576,585,588,592],"Process":[137,147,157,202,251,289],"Extensions.":[138,148,158],"Polysilicon-Gate":[139],"CMOS.":[140],"Analog":[149],"BiCMOS.":[150],"4.":[159],"Failure":[160,402],"Mechanisms.":[161],"Electrical":[162],"Overstress.":[163],"Electrostatic":[164,309],"Discharge":[165],"(ESD).":[166],"Electromigration.":[167,668],"Antenna":[169],"Effect.":[170],"Contamination.":[171,176],"Dry":[172],"Corrosion.":[173],"Mobile":[174],"Surface":[177],"Effects.":[178,553,557,561,671],"Hot":[179],"Carrier":[180],"Injection.":[181,191],"Parasitic":[182],"Channels":[183],"Charge":[185],"Spreading.":[186],"Parasitics.":[187,210,259],"Substrate":[188,365],"Debiasing.":[189],"Minority-Carrier":[190],"5.":[192],"Resistors.":[193,214,216,218,221,223,226,228,230,234,236,238,243,245],"Resistivity":[194],"Sheet":[196],"Resistance.":[197,208],"Resistor":[198,200,209,240,317],"Layout.":[199,548],"Variability.":[201,250],"Variation.":[203,205,252,257],"Temperature":[204,256,305],"Nonlinearity.":[206],"Contact":[207],"Comparison":[211,260],"Base":[215,219],"Emitter":[217,422],"Pinch":[220,225],"High-Sheet":[222],"Epi":[224],"Metal":[227],"Poly":[229],"NSD":[231],"PSD":[233],"N-Well":[235,500],"Thin-Film":[237],"Adjusting":[239],"Values.":[241],"Tweaking":[242],"Trimming":[244],"6.":[246],"Capacitors.":[247,263,266,268,270,274,280],"Capacitance.":[248],"Capacitor":[249,258,321],"Voltage":[253],"Modulation":[254],"Base-Emitter":[264],"Poly-Poly":[269],"Miscellaneous":[271],"Styles":[272],"7.":[275],"Matching":[276,417,437,442,464,466,470,473],"Resistors":[278],"Measuring":[281],"Mismatch.":[282,285],"Causes":[283],"Random":[286,420],"Statistical":[287],"Fluctuations.":[288],"Biases.":[290],"Pattern":[291],"Shift.":[292],"Variations":[293],"in":[294,327,341,345,387,449,459,480,607,678],"Etch":[296,556],"Rate.":[297],"Interactions.":[299,310],"Stress":[300,428,560,670],"Gradients":[301,306],"Package":[303],"Shifts.":[304],"Thermoelectrics.":[308],"Rules":[311,315,319,430,435,440,567],"for":[312,316,320,431,436,441,568,620,702],"Matching.":[314,318,322,434,551,571],"8.":[323],"Topics":[326,479],"Transistor":[329,433,482,550,570],"Operation.":[330,483],"Beta":[331],"Rolloff.":[332],"Avalanche":[333],"Breakdown.":[334,339],"Thermal":[335,426,558],"Runaway":[336],"Secondary":[338],"Saturation":[340,344,413],"NPN":[342,360,405,411,438],"Lateral":[346,371,443],"PNP":[347,366,372,444],"Parasitics":[349,488],"Small-Signal":[355,378],"Transistor.":[361,367,373,487,499,511,543],"High-Voltage":[374],"Alternative":[377],"Extensions":[381],"to":[382],"Transistors":[386],"a":[388,687],"CMOS":[389,460,494,608],"Process.":[390],"Advanced-Technology":[391],"9.":[394],"Applications":[395,517],"Power":[399,406,410,532,537],"Mechanisms":[403],"Layout":[408,563,693,703],"Detection":[414],"Limiting.":[416],"Variations.":[421],"Degeneration.":[423],"NBL":[424],"Shadow.":[425],"Gradients.":[427,429],"10.":[446],"Diodes":[448,458],"Diode-Connected":[452],"BiCMOS":[462,610],"11.":[476],"Modeling":[484,544],"the":[485,497,510,545,627,645,679],"Self-Aligned":[492],"Poly-Gate":[493],"Coding":[496],"P-Well":[502],"Channel":[504,663],"Stops.":[505],"Adjust":[507],"Implants.":[508],"Scaling":[509],"Variant":[512],"Structures.":[513,639,642],"Backgate":[514],"12.":[516],"Extended-Voltage":[521],"LDD":[523],"DDD":[525],"Extended-Drain":[527],"Multiple":[529],"Gate":[530],"Oxides.":[531],"Conventional":[535],"DMOS":[539],"JFET.":[546],"Geometric":[552],"Common-Centroid":[562],"13.":[572],"Special":[573,665],"Topics.":[574],"Merged":[575,584,587,591],"Flawed":[577],"Mergers.":[579,582],"Successful":[580],"Low-Risk":[583],"Medium-Risk":[586],"Devising":[589],"New":[590],"Guard":[593,598,603,605],"Rings.":[594,599,604],"Electron":[597],"Hole":[602],"Rings":[606],"Designs.":[611],"Single-Level":[612],"Interconnection.":[613,660],"Mock":[614],"Layouts":[615],"Stick":[617],"Diagrams.":[618],"Techniques":[619],"Crossing":[621],"Leads.":[622],"Types":[623],"Tunnels.":[625],"Constructing":[626],"Padring.":[628],"Scribe":[629],"Streets":[630],"Alignment":[632],"Markers.":[633],"Bondpads,":[634],"Trimpads,":[635],"Testpads.":[637],"ESD":[638,641],"Selecting":[640],"14.":[643],"Assembling":[644],"Die.":[646],"Die":[647,652],"Planning.":[648],"Cell":[649],"Area":[650,653],"Estimation.":[651,654],"Gross":[655],"Profit":[656],"Margin.":[657],"Floorplanning.":[658],"Top-Level":[659],"Principles":[661],"Routing.":[664],"Routing":[666],"Techniques.":[667],"Minimizing":[669],"Appendix":[672,681,690,695,699],"A:":[673],"Table":[674],"Acronyms":[676],"Used":[677],"Text.":[680],"B:":[682],"Miller":[684],"Indices":[685],"Cubic":[688],"Crystal.":[689],"C:":[691],"Sample":[692],"Rules.":[694],"D:":[696],"Mathematical":[697],"Derivations.":[698],"E:":[700],"Sources":[701],"Editor":[704],"Software.":[705],"Index.":[706]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":17},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":13},{"year":2017,"cited_by_count":26},{"year":2016,"cited_by_count":14},{"year":2015,"cited_by_count":25},{"year":2014,"cited_by_count":23},{"year":2013,"cited_by_count":30},{"year":2012,"cited_by_count":37}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}