{"id":"https://openalex.org/W1558309366","doi":"https://doi.org/10.1109/iccd.2004.1347915","title":"Design methodologies and architecture solutions for high-performance interconnects","display_name":"Design methodologies and architecture solutions for high-performance interconnects","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W1558309366","doi":"https://doi.org/10.1109/iccd.2004.1347915","mag":"1558309366"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2004.1347915","doi":"https://doi.org/10.1109/iccd.2004.1347915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347915","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065985032","display_name":"Davide Pandini","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Pandini","raw_affiliation_strings":["Central Research and Development, STMicroelectronics, Agrate, Italy","Central R&D, STMicroelectron., Agrate Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research and Development, STMicroelectronics, Agrate, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central R&D, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077487670","display_name":"Cristiano Forzan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Forzan","raw_affiliation_strings":["Central Research and Development, STMicroelectronics, Bologna, Italy","STMICROELECTRONICS,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research and Development, STMicroelectronics, Bologna, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMICROELECTRONICS,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112793145","display_name":"L. Baldi","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Baldi","raw_affiliation_strings":["Central Research and Development, STMicroelectronics, Agrate, Italy","STMICROELECTRONICS,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research and Development, STMicroelectronics, Agrate, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMICROELECTRONICS,Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.07852906,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":"cad 6","issue":null,"first_page":"152","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.5907999873161316,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.5907999873161316,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.3959999978542328,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0034000000450760126,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnects","display_name":"interconnects","score":0.7329999804496765},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.7139999866485596},{"id":"https://openalex.org/keywords/deep-submicron-technology","display_name":"deep submicron technology","score":0.8619999885559082},{"id":"https://openalex.org/keywords/coupling-capacitance","display_name":"coupling capacitance","score":0.9449999928474426},{"id":"https://openalex.org/keywords/interconnect-delay","display_name":"interconnect delay","score":0.8949999809265137},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"parasitic extraction","score":0.8259999752044678},{"id":"https://openalex.org/keywords/physical-design","display_name":"physical design","score":0.7760000228881836},{"id":"https://openalex.org/keywords/intellectual-property-blocks","display_name":"intellectual property blocks","score":0.7009999752044678},{"id":"https://openalex.org/keywords/architectural-exploration","display_name":"architecture exploration","score":0.3889999985694885}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.7934705018997192},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.682478666305542},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6372318863868713},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6259464621543884},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5792070031166077},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5507173538208008},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47190243005752563},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4407193660736084},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4132392108440399},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4119575619697571},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34805697202682495},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2669217586517334},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2285601794719696},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12677845358848572},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2004.1347915","doi":"https://doi.org/10.1109/iccd.2004.1347915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2004.1347915","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1578824783","https://openalex.org/W1965748010","https://openalex.org/W1984588379","https://openalex.org/W2014919362","https://openalex.org/W2018503585","https://openalex.org/W2049389210","https://openalex.org/W2097234999","https://openalex.org/W2099744220","https://openalex.org/W2106241950","https://openalex.org/W2118489502","https://openalex.org/W2121914493","https://openalex.org/W2122590299","https://openalex.org/W2134849712","https://openalex.org/W2135117148","https://openalex.org/W2138986335","https://openalex.org/W2144677702","https://openalex.org/W2154363431","https://openalex.org/W2158463352","https://openalex.org/W2163626738","https://openalex.org/W2166135813","https://openalex.org/W2169531002","https://openalex.org/W2170723854","https://openalex.org/W4239259179","https://openalex.org/W4240451090","https://openalex.org/W4245806610"],"related_works":["https://openalex.org/W1981303856","https://openalex.org/W2545467644","https://openalex.org/W2069162780","https://openalex.org/W7131256986","https://openalex.org/W1519136411","https://openalex.org/W1601296960","https://openalex.org/W2078093280","https://openalex.org/W1953336855","https://openalex.org/W4248620551","https://openalex.org/W1967269455"],"abstract_inverted_index":{"In":[0],"deep":[1],"sub-micron":[2],"(DSM)":[3],"technologies,":[4],"interconnects":[5],"play":[6],"a":[7,48,66,72,119,181,203],"crucial":[8],"role":[9],"in":[10,171,177],"the":[11,17,40,44,52,74,82,95,102,139,149,155,165,178],"correct":[12],"functionality":[13],"and":[14,30,57,112,115,154,191],"largely":[15],"impact":[16],"performance":[18],"of":[19,26,51,110,138,145,189],"complex":[20],"system-on-chip":[21],"(SoC)":[22],"designs.":[23],"For":[24],"technologies":[25],"0.25":[27],"/spl":[28],"mu/m":[29],"below,":[31],"wiring":[32,55,84],"capacitance":[33,46],"dominates":[34],"gate":[35],"capacitance,":[36,56],"thus":[37],"rapidly":[38],"increasing":[39],"interconnect-induced":[41],"delay.":[42],"Moreover,":[43],"coupling":[45,58],"becomes":[47],"significant":[49],"portion":[50],"on-chip":[53],"total":[54],"between":[59],"adjacent":[60],"wires":[61],"cannot":[62],"be":[63,87,131,199],"considered":[64],"as":[65],"second-order":[67],"effect":[68],"any":[69],"longer.":[70],"As":[71],"consequence,":[73],"traditional":[75],"top-down":[76],"design":[77,97,140,157,183],"methodology":[78],"is":[79,98,117,161],"ineffective,":[80],"since":[81],"actual":[83],"delays":[85],"can":[86],"computed":[88],"only":[89,162],"after":[90],"layout":[91],"parasitic":[92],"extraction,":[93],"when":[94],"physical":[96,113,211],"completed.":[99],"Fixing":[100],"all":[101,136],"timing":[103],"violations":[104],"often":[105],"requires":[106],"several":[107],"time-consuming":[108],"iterations":[109],"logical":[111],"design,":[114],"it":[116],"essentially":[118],"trial-and-error":[120],"approach.":[121],"Increasingly":[122],"tighter":[123],"time-to-market":[124],"requirements":[125],"dictate":[126],"that":[127,170],"interconnect":[128,166],"parasitics":[129],"must":[130,198],"taken":[132],"into":[133],"account":[134],"during":[135],"phases":[137],"flow,":[141],"at":[142],"different":[143],"level":[144],"abstractions.":[146],"However,":[147],"given":[148],"aggressive":[150],"technology":[151],"scaling":[152],"trends":[153],"growing":[156],"complexity,":[158],"this":[159],"approach":[160],"temporarily":[163],"ameliorate":[164],"problem.":[167],"We":[168],"believe":[169],"order":[172],"to":[173,201,210],"achieve":[174],"gigascale":[175],"designs":[176],"nanometer":[179],"regime,":[180],"novel":[182],"paradigm,":[184],"based":[185],"on":[186],"new":[187],"forms":[188],"regularity":[190],"newly":[192],"created":[193],"IP":[194],"(intellectual":[195],"property)":[196],"blocks":[197],"developed,":[200],"provide":[202],"direct":[204],"path":[205],"from":[206],"system-level":[207],"architectural":[208],"exploration":[209],"implementation.":[212]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}