{"id":"https://openalex.org/W1552828809","doi":null,"title":"Vector-thread architecture and implementation","display_name":"Vector-thread architecture and implementation","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W1552828809","mag":"1552828809"},"language":"en","primary_location":{"id":"mag:1552828809","doi":null,"is_oa":false,"landing_page_url":"http://people.csail.mit.edu/ronny/papers/krashinsky-thesis.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975","observed_orcids":["https://orcid.org/0000-0003-0754-3975"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krste Asanovi\u0107","raw_affiliation_strings":["Massachusetts Institute of Technology"],"raw_orcid":"https://orcid.org/0000-0003-0754-3975","affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004820034","display_name":"Ronny Krashinsky","orcid":"https://orcid.org/0009-0008-7949-4942","observed_orcids":["https://orcid.org/0009-0008-7949-4942"]},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ronny Krashinsky","raw_affiliation_strings":["Massachusetts Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0035000001080334187,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0017000000225380063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"multithreading","score":0.6819999814033508},{"id":"https://openalex.org/keywords/vector-processing","display_name":"vector processing","score":0.6029999852180481},{"id":"https://openalex.org/keywords/loop-level-parallelism","display_name":"loop-level parallelism","score":0.8799999952316284},{"id":"https://openalex.org/keywords/control-flow","display_name":"control flow","score":0.47999998927116394},{"id":"https://openalex.org/keywords/low-power-embedded-processors","display_name":"low-power embedded processors","score":0.6679999828338623},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.5230000019073486},{"id":"https://openalex.org/keywords/image-processing-kernels","display_name":"image processing kernels","score":0.4950000047683716}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8002816438674927},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6355575919151306},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6059274673461914},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5608462691307068},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4869031012058258},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.47553324699401855},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.4506034851074219},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.43527644872665405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4199559688568115},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4190219044685364},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3248741030693054},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24700379371643066},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:1552828809","doi":null,"is_oa":false,"landing_page_url":"http://people.csail.mit.edu/ronny/papers/krashinsky-thesis.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":90,"referenced_works":["https://openalex.org/W10472020","https://openalex.org/W68686056","https://openalex.org/W175682044","https://openalex.org/W181736975","https://openalex.org/W406491355","https://openalex.org/W1492380776","https://openalex.org/W1541688521","https://openalex.org/W1563755196","https://openalex.org/W1564901611","https://openalex.org/W1575350781","https://openalex.org/W1585195831","https://openalex.org/W1636502584","https://openalex.org/W1686420892","https://openalex.org/W1727627327","https://openalex.org/W1785640384","https://openalex.org/W1978154694","https://openalex.org/W1989951913","https://openalex.org/W1994439893","https://openalex.org/W2009687274","https://openalex.org/W2012252449","https://openalex.org/W2023126431","https://openalex.org/W2030458955","https://openalex.org/W2034147186","https://openalex.org/W2038600225","https://openalex.org/W2042151827","https://openalex.org/W2042290443","https://openalex.org/W2051598123","https://openalex.org/W2051824543","https://openalex.org/W2054496292","https://openalex.org/W2063639637","https://openalex.org/W2065205124","https://openalex.org/W2069940478","https://openalex.org/W2074488431","https://openalex.org/W2079423370","https://openalex.org/W2079726719","https://openalex.org/W2085705957","https://openalex.org/W2086202544","https://openalex.org/W2086479094","https://openalex.org/W2089467613","https://openalex.org/W2089696370","https://openalex.org/W2091306634","https://openalex.org/W2092425166","https://openalex.org/W2096332943","https://openalex.org/W2101431901","https://openalex.org/W2102081731","https://openalex.org/W2107923684","https://openalex.org/W2107978915","https://openalex.org/W2108392608","https://openalex.org/W2108795365","https://openalex.org/W2109502721","https://openalex.org/W2111905231","https://openalex.org/W2112833506","https://openalex.org/W2115123521","https://openalex.org/W2116158110","https://openalex.org/W2116426433","https://openalex.org/W2117285153","https://openalex.org/W2117489143","https://openalex.org/W2117586403","https://openalex.org/W2118955868","https://openalex.org/W2120585153","https://openalex.org/W2120781145","https://openalex.org/W2121406925","https://openalex.org/W2122060420","https://openalex.org/W2122116521","https://openalex.org/W2129875754","https://openalex.org/W2131498141","https://openalex.org/W2134268552","https://openalex.org/W2141173785","https://openalex.org/W2142820603","https://openalex.org/W2143535196","https://openalex.org/W2144481293","https://openalex.org/W2148041475","https://openalex.org/W2148042043","https://openalex.org/W2150871158","https://openalex.org/W2151384504","https://openalex.org/W2152077064","https://openalex.org/W2152484003","https://openalex.org/W2152687294","https://openalex.org/W2154790323","https://openalex.org/W2155512447","https://openalex.org/W2157373341","https://openalex.org/W2165099691","https://openalex.org/W2170653240","https://openalex.org/W2170879098","https://openalex.org/W2172212694","https://openalex.org/W2244984795","https://openalex.org/W2296006986","https://openalex.org/W2913795363","https://openalex.org/W3141185333","https://openalex.org/W4247793638"],"related_works":["https://openalex.org/W4255229080","https://openalex.org/W1585195831","https://openalex.org/W2004902140","https://openalex.org/W2162323496","https://openalex.org/W2107978915","https://openalex.org/W1563877120","https://openalex.org/W2187000291","https://openalex.org/W2122116521","https://openalex.org/W2040073568","https://openalex.org/W7099151352"],"abstract_inverted_index":{"This":[0],"thesis":[1,220],"proposes":[2],"vector-thread":[3,116,135],"architectures":[4,87,283],"as":[5],"a":[6,28,32,74,91,127,133,174,203,224,252,267,302],"performance-efficient":[7],"solution":[8],"for":[9,119,233],"all-purpose":[10],"computing.":[11],"The":[12,37,169,196],"VT":[13,23,75,86,109,184],"architectural":[14],"paradigm":[15,117],"unifies":[16],"the":[17,25,49,67,115,288],"vector":[18,33,68,159],"and":[19,31,69,79,84,121,132,144,157,161,163,202,209,239,245,256],"multithreaded":[20],"compute":[21,277],"models.":[22],"provides":[24,155],"programmer":[26],"with":[27,100],"control":[29,38,61,71,105,130],"processor":[30,39,131,152,185],"of":[34,66,94,114,206,227,269,272,290],"virtual":[35,151],"processors.":[36],"can":[40,54,88,138],"use":[41,55],"vector-fetch":[42],"commands":[43],"to":[44,47,57,77,147],"broadcast":[45],"instructions":[46],"all":[48],"VPs":[50],"or":[51,103],"each":[52],"VP":[53],"thread-fetches":[56],"direct":[58],"its":[59],"own":[60],"flow.":[62,106,195],"A":[63,181],"seamless":[64],"intermixing":[65],"threaded":[70],"mechanisms":[72],"allows":[73],"architecture":[76,110],"flexibly":[78],"compactly":[80],"encode":[81],"application":[82],"parallelism":[83],"locality.":[85],"efficiently":[89],"exploit":[90],"wide":[92],"variety":[93],"loop-level":[95],"parallelism,":[96],"including":[97,230],"non-vectorizable":[98],"loops":[99],"cross-iteration":[101],"dependencies":[102],"internal":[104],"\r\nThe":[107],"Scale":[108,125,154,170,183,222,262,294],"is":[111,295],"an":[112,192,257],"instantiation":[113],"designed":[118],"low-power":[120],"high-performance":[122],"embedded":[123,228],"systems.":[124],"includes":[126,173],"scalar":[128,303],"RISC":[129,304],"four-lane":[134],"unit":[136],"that":[137],"execute":[139],"16":[140],"operations":[141,278],"per":[142,279],"cycle":[143],"supports":[145],"up":[146],"128":[148],"simultaneously":[149],"active":[150],"threads.":[153],"unit-stride":[156],"strided-segment":[158],"loads":[160],"stores,":[162],"it":[164,210],"implements":[165],"cache":[166],"refill/access":[167],"decoupling.":[168],"memory":[171],"system":[172],"four-port,":[175],"non-blocking,":[176],"32-way":[177],"set-associative,":[178],"32KB":[179],"cache.":[180],"prototype":[182],"was":[186],"implemented":[187],"in":[188],"180nm":[189],"technology":[190],"using":[191,223],"ASIC-style":[193],"design":[194],"chip":[197],"has":[198],"7.1":[199],"million":[200],"transistors":[201],"core":[204],"area":[205],"16.6":[207],"mm2,":[208],"runs":[211],"at":[212,287],"260":[213],"MHz":[214],"while":[215],"consuming":[216],"0.4\u20131.1":[217],"W.":[218],"\r\nThis":[219],"evaluates":[221],"diverse":[225],"selection":[226],"benchmarks,":[229],"example":[231],"kernels":[232],"image":[234,254],"processing,":[235,237,241,244],"audio":[236],"text":[238],"data":[240],"cryptography,":[242],"network":[243],"wireless":[246,260],"communication.":[247],"Larger":[248],"applications":[249],"also":[250],"include":[251],"JPEG":[253],"encoder":[255],"IEEE":[258],"802.11a":[259],"transmitter.":[261],"achieves":[263],"high":[264],"performance":[265,286],"on":[266],"range":[268],"different":[270],"types":[271],"codes,":[273],"generally":[274,296],"executing":[275],"3-11":[276],"cycle.":[280],"Unlike":[281],"other":[282],"which":[284],"improve":[285],"expense":[289],"increased":[291],"energy":[292,299],"consumption,":[293],"even":[297],"more":[298],"efficient":[300],"than":[301],"processor.":[305],"(Copies":[306],"available":[307],"exclusively":[308],"from":[309],"MIT":[310],"Libraries,":[311],"Rm.":[312],"14-0551,":[313],"Cambridge,":[314],"MA":[315],"02139-4307.":[316],"Ph.":[317],"617-253-5668;":[318],"Fax":[319],"617-253-1690.)":[320]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}