{"id":"https://openalex.org/W1538579574","doi":"https://doi.org/10.1109/iscas.1999.780021","title":"Power exploration of multimedia applications realized on embedded cores","display_name":"Power exploration of multimedia applications realized on embedded cores","publication_year":2003,"publication_date":"2003-01-20","ids":{"openalex":"https://openalex.org/W1538579574","doi":"https://doi.org/10.1109/iscas.1999.780021","mag":"1538579574"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.1999.780021","doi":"https://doi.org/10.1109/iscas.1999.780021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1999.780021","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111500472","display_name":"Nikos D. Zervas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N.D. Zervas","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Patras, Rion, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Patras, Rion, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108075591","display_name":"Kostas Masselos","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Masselos","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Patras, Rion, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Patras, Rion, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090802119","display_name":"Odysseas Koufopavlou","orcid":"https://orcid.org/0000-0002-6287-7073","observed_orcids":["https://orcid.org/0000-0002-6287-7073"]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"O.G. Koufopavlou","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Patras, Rion, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Patras, Rion, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112615786","display_name":"C.E. Goutis","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C.E. Goutis","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Patras, Rion, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Patras, Rion, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.4552,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55694118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"378","last_page":"381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7480000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7480000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.1923000067472458,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.033799998462200165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.859000027179718},{"id":"https://openalex.org/keywords/video-applications","display_name":"video applications","score":0.6809999942779541},{"id":"https://openalex.org/keywords/embedded-cores","display_name":"embedded cores","score":0.9419999718666077},{"id":"https://openalex.org/keywords/program-transformation","display_name":"program transformation","score":0.7440000176429749},{"id":"https://openalex.org/keywords/on-chip-memory","display_name":"on-chip memory","score":0.7860000133514404},{"id":"https://openalex.org/keywords/off-chip-memory","display_name":"off-chip memory","score":0.7580000162124634},{"id":"https://openalex.org/keywords/memory-access-optimization","display_name":"memory access optimization","score":0.6669999957084656},{"id":"https://openalex.org/keywords/power-performance-trade-off","display_name":"power-performance tradeoff","score":0.7829999923706055},{"id":"https://openalex.org/keywords/multimedia-applications","display_name":"multimedia applications","score":0.9369999766349792}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8108545541763306},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6106482744216919},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5582039952278137},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5456753969192505},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5453819632530212},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5446308851242065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5330328941345215},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49624472856521606},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.43732428550720215},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42897799611091614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3953145146369934},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3473723530769348},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3411285877227783},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10742521286010742},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.1999.780021","doi":"https://doi.org/10.1109/iscas.1999.780021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.1999.780021","pdf_url":null,"source":{"id":"https://openalex.org/S4393914142","display_name":"IEEE International Symposium on Circuits and Systems proceedings","issn_l":"0271-4302","issn":["0271-4302"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W115216132","https://openalex.org/W190556329","https://openalex.org/W1539883310","https://openalex.org/W1560826078","https://openalex.org/W1959485204","https://openalex.org/W2108834050","https://openalex.org/W2155470578","https://openalex.org/W2157275977","https://openalex.org/W2157435683","https://openalex.org/W2539273459","https://openalex.org/W4214520908","https://openalex.org/W4231968210","https://openalex.org/W6641126817","https://openalex.org/W6676327722"],"related_works":["https://openalex.org/W7096926389","https://openalex.org/W7095116330","https://openalex.org/W2528874706","https://openalex.org/W1987847395","https://openalex.org/W2108064644","https://openalex.org/W7099448608","https://openalex.org/W1937997530","https://openalex.org/W2128391030","https://openalex.org/W2165091228","https://openalex.org/W1967124530"],"abstract_inverted_index":{"Low":[0],"power":[1,20,27,78,92,124],"realization":[2],"of":[3,38,52,86,96,103,109,129],"video":[4],"applications":[5,131],"on":[6,54,132],"embedded":[7,133],"cores":[8],"is":[9,57,65,68,72,81,100],"described.":[10],"Code":[11],"transformations":[12,33,53,115],"are":[13],"applied":[14],"to":[15,46,75,120],"reduce":[16],"the":[17,35,59,97,101,107],"data":[18,29,90,110],"memory":[19,30,39,77,91],"consumption.":[21,93],"The":[22,50,94],"transformed":[23],"code":[24],"indicates":[25],"a":[26,104,118],"efficient":[28],"architecture":[31],"while":[32],"move":[34],"main":[36],"part":[37],"accesses":[40],"from":[41],"larger":[42,88],"memories":[43],"(possibly":[44],"off-chip)":[45],"smaller":[47],"ones":[48],"(on-chip).":[49],"effect":[51],"performance,":[55],"which":[56],"usually":[58],"overriding":[60],"issue":[61],"in":[62,82,127],"such":[63],"systems,":[64],"evaluated.":[66],"It":[67],"shown":[69],"that":[70,80,116],"performance":[71,126],"closely":[73],"related":[74],"program":[76],"consumption":[79],"some":[83],"case":[84],"orders":[85],"magnitude":[87],"than":[89],"aim":[95],"proposed":[98],"research":[99],"development":[102],"methodology":[105],"for":[106],"application":[108],"storage":[111],"and":[112,125],"transfer":[113],"optimizing":[114],"achieve":[117],"close":[119],"optimal":[121],"balance":[122],"between":[123],"realizations":[128],"multimedia":[130],"cores.":[134]},"counts_by_year":[],"updated_date":"2026-10-17T09:40:24.721904","created_date":"2016-06-24T00:00:00"}