{"id":"https://openalex.org/W1521287159","doi":"https://doi.org/10.1109/icassp.1986.1169144","title":"Video signal processor configuration by multiprocessor approach","display_name":"Video signal processor configuration by multiprocessor approach","publication_year":2005,"publication_date":"2005-03-24","ids":{"openalex":"https://openalex.org/W1521287159","doi":"https://doi.org/10.1109/icassp.1986.1169144","mag":"1521287159"},"language":"en","primary_location":{"id":"doi:10.1109/icassp.1986.1169144","doi":"https://doi.org/10.1109/icassp.1986.1169144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1169144","pdf_url":null,"source":{"id":"https://openalex.org/S4363607879","display_name":"IEEE International Conference on Acoustics Speech and Signal Processing","issn_l":"1520-6149","issn":["1520-6149","2379-190X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-2","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"T. Nishitani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Nishitani","raw_affiliation_strings":["C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042402064","display_name":"Ichiro Tamitani","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"I. Tamitani","raw_affiliation_strings":["C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010946940","display_name":"Hidenobu Harasaki","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Harasaki","raw_affiliation_strings":["C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077058014","display_name":"M. Yamashina","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yamashina","raw_affiliation_strings":["C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039470984","display_name":"Tadayoshi Enomoto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Enomoto","raw_affiliation_strings":["C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"C&C Systems Hen. Labs, NEC Corporation Limited, Kawasaki, Japan","institution_ids":["https://openalex.org/I118347220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118347220"],"apc_list":null,"apc_paid":null,"fwci":0.6496,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.6510574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"797","last_page":"800"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5199999809265137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5199999809265137,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.13770000636577606,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.13330000638961792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/video-signal-processor","display_name":"video signal processor","score":0.9459999799728394},{"id":"https://openalex.org/keywords/real-time-video-processing","display_name":"real-time video processing","score":0.828000009059906},{"id":"https://openalex.org/keywords/vlsi-implementation","display_name":"VLSI implementation","score":0.9330000281333923}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7573349475860596},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7483654022216797},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.5681296586990356},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5457155704498291},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5328094959259033},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.513878345489502},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4910299777984619},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.47220903635025024},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.451910138130188},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33950912952423096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28445661067962646},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.21574708819389343},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1274641454219818},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icassp.1986.1169144","doi":"https://doi.org/10.1109/icassp.1986.1169144","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icassp.1986.1169144","pdf_url":null,"source":{"id":"https://openalex.org/S4363607879","display_name":"IEEE International Conference on Acoustics Speech and Signal Processing","issn_l":"1520-6149","issn":["1520-6149","2379-190X"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-2","norway-1"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W178701193","https://openalex.org/W1897055341","https://openalex.org/W2132150310"],"related_works":["https://openalex.org/W2149663100","https://openalex.org/W1914672528","https://openalex.org/W2125281763","https://openalex.org/W2141660845","https://openalex.org/W202695358","https://openalex.org/W2040808944","https://openalex.org/W1500739273","https://openalex.org/W630583155","https://openalex.org/W1998649044","https://openalex.org/W1672517313"],"abstract_inverted_index":{"A":[0],"real-time":[1,24],"video":[2,19,37],"signal":[3,20,38],"processor":[4,85,105],"(VSP),":[5],"suitable":[6,95],"for":[7,18,68],"VLSI":[8],"implementation,":[9],"is":[10],"proposed.":[11],"In":[12],"order":[13],"to":[14,44,104],"obtain":[15],"software":[16],"controllability":[17],"processing":[21,39],"in":[22,89,99],"a":[23,29,33],"environment,":[25],"the":[26,63,71,79,93,100],"VSP":[27,64,80],"employs":[28],"multiprocessor":[30],"configuration,":[31],"where":[32],"plural":[34],"number":[35,72],"of":[36,73],"modules":[40],"(VSPMs)":[41],"are":[42],"connected":[43],"input,":[45],"output":[46],"and":[47,108],"feedback":[48],"buses.":[49],"Each":[50],"VSPM":[51,69],"processes":[52],"its":[53],"own":[54],"assigned":[55],"sub-images":[56],"without":[57],"communicating":[58],"from/to":[59],"other":[60],"VSPMs.":[61],"As":[62],"needs":[65],"no":[66],"overhead":[67],"communication,":[70],"VSPMs":[74],"involved":[75],"does":[76],"not":[77],"affect":[78],"system":[81,109],"performance.":[82],"The":[83],"homogeneous":[84],"based":[86],"approach,":[87],"employed":[88],"VSP,":[90],"will":[91],"become":[92],"most":[94],"LSI":[96],"implementation":[97],"methodology":[98],"near":[101],"future,":[102],"due":[103],"module":[106],"regularity":[107],"flexibility.":[110]},"counts_by_year":[],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}