{"id":"https://openalex.org/W151089702","doi":null,"title":"Real-Time Speech Pitch Shifting on an FPGA","display_name":"Real-Time Speech Pitch Shifting on an FPGA","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W151089702","mag":"151089702"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.618.4883","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.618.4883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www56.homepage.villanova.edu/scott.sawyer/fpga/Real-Time Speech Pitch Shifting on an FPGA (Estephan Sawyer Wanninger).pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026235426","display_name":"Habib Estephan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Habib Estephan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064835957","display_name":"Scott M. Sawyer","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Scott Sawyer","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5038742873","display_name":"Daniel Wanninger","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I7863295","display_name":"Villanova University","ror":"https://ror.org/02g7kd627","country_code":"US","type":"education","lineage":["https://openalex.org/I7863295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Wanninger","raw_affiliation_strings":["Villanova University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Villanova University","institution_ids":["https://openalex.org/I7863295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":93},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.5127000212669373,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.5127000212669373,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.36399999260902405,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.07660000026226044,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8109999895095825},{"id":"https://openalex.org/keywords/real-time-digital-signal-processing","display_name":"real-time digital signal processing","score":0.7760000228881836},{"id":"https://openalex.org/keywords/single-sideband-modulation","display_name":"single-sideband modulation","score":0.9150000214576721},{"id":"https://openalex.org/keywords/xilinx-virtex-ii-pro","display_name":"Xilinx Virtex-II Pro","score":0.8519999980926514}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8972352743148804},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7866036295890808},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6871432662010193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5400908589363098},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.48806631565093994},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4822281301021576},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.47490206360816956},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46439534425735474},{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.4374120831489563},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43151426315307617},{"id":"https://openalex.org/C61328038","wikidata":"https://www.wikidata.org/wiki/Q3358061","display_name":"Speech processing","level":2,"score":0.4245033264160156},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40689972043037415},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13231977820396423},{"id":"https://openalex.org/C28490314","wikidata":"https://www.wikidata.org/wiki/Q189436","display_name":"Speech recognition","level":1,"score":0.1261858344078064},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.618.4883","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.618.4883","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www56.homepage.villanova.edu/scott.sawyer/fpga/Real-Time Speech Pitch Shifting on an FPGA (Estephan Sawyer Wanninger).pdf","raw_type":"text"},{"id":"mag:151089702","doi":null,"is_oa":false,"landing_page_url":"http://www56.homepage.villanova.edu/scott.sawyer/fpga/Real-Time%20Speech%20Pitch%20Shifting%20on%20an%20FPGA%20(Estephan%20Sawyer%20Wanninger).pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2050827760","https://openalex.org/W2116428736"],"related_works":["https://openalex.org/W2743867698","https://openalex.org/W4399458808","https://openalex.org/W2979534593","https://openalex.org/W2354246823","https://openalex.org/W2373614817","https://openalex.org/W4398219991","https://openalex.org/W1974764721","https://openalex.org/W3108634622","https://openalex.org/W2523584715","https://openalex.org/W2542044816"],"abstract_inverted_index":{"Abstract":[0],"\u2013":[1],"The":[2,48],"objective":[3],"of":[4,32,42],"this":[5],"project":[6,49],"is":[7],"to":[8],"create":[9],"a":[10,17,29,55,64],"real-time":[11],"speech":[12],"pitch":[13,71],"shifter":[14],"implemented":[15],"on":[16,53,67],"Xilinx":[18],"Virtex-II":[19],"Pro":[20],"Field-Programmable":[21],"Gate":[22],"Array":[23],"(FPGA).":[24],"FPGAs":[25],"(programmable":[26],"devices":[27],"containing":[28],"vast":[30],"assortment":[31],"logic":[33],"fabric)":[34],"are":[35,81],"becoming":[36],"increasingly":[37],"popular":[38],"for":[39],"the":[40,61,84],"implementation":[41],"digital":[43,65],"signal":[44],"processing":[45],"(DSP)":[46],"applications.":[47],"places":[50],"equal":[51],"emphasis":[52],"proposing":[54],"viable":[56],"DSP":[57],"algorithm":[58],"and":[59,78,83],"implementing":[60],"technique":[62],"as":[63],"system":[66],"FPGA":[68,85],"hardware.":[69],"Three":[70],"shifting":[72],"algorithms":[73],"(single-sideband":[74],"modulation,":[75],"time-domain":[76],"processing,":[77],"frequency-domain":[79],"processing)":[80],"presented,":[82]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2016-06-24T00:00:00"}