{"id":"https://openalex.org/W150406779","doi":"https://doi.org/10.21236/ada417472","title":"Code Optimization for Embedded Systems","display_name":"Code Optimization for Embedded Systems","publication_year":2003,"publication_date":"2003-06-01","ids":{"openalex":"https://openalex.org/W150406779","doi":"https://doi.org/10.21236/ada417472","mag":"150406779"},"language":"en","primary_location":{"id":"doi:10.21236/ada417472","doi":"https://doi.org/10.21236/ada417472","is_oa":false,"landing_page_url":"http://doi.org/10.21236/ada417472","pdf_url":null,"source":{"id":"https://openalex.org/S4406923043","display_name":"Defense Technical Information Center (DTIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"US Dept of the Air Force","raw_type":"report"},"volume":null,"type":"report","is_traditional":false,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073381111","display_name":"Keith D. Cooper","orcid":"https://orcid.org/0000-0003-4288-4847","observed_orcids":["https://orcid.org/0000-0003-4288-4847"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Keith D. Cooper","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114374034","display_name":"Devika Subramanian","orcid":"https://orcid.org/0000-0002-8168-1607","observed_orcids":["https://orcid.org/0000-0002-8168-1607"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Devika Subramanian","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5014568865","display_name":"Linda Torczon","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Linda Torczon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.79830002784729,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.79830002784729,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.14429999887943268,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.03880000114440918,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/program-optimization","display_name":"program optimization","score":0.8399999737739563},{"id":"https://openalex.org/keywords/embedded-systems","display_name":"embedded systems","score":0.9589999914169312},{"id":"https://openalex.org/keywords/compilers","display_name":"compilers","score":0.6179999709129333},{"id":"https://openalex.org/keywords/code-size-reduction","display_name":"code size reduction","score":0.9120000004768372},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"instruction scheduling","score":0.9990000128746033},{"id":"https://openalex.org/keywords/data-placement","display_name":"data placement","score":0.890999972820282}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5925319194793701},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5861659646034241},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.5623387098312378},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36089766025543213},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.21236/ada417472","doi":"https://doi.org/10.21236/ada417472","is_oa":false,"landing_page_url":"http://doi.org/10.21236/ada417472","pdf_url":null,"source":{"id":"https://openalex.org/S4406923043","display_name":"Defense Technical Information Center (DTIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"US Dept of the Air Force","raw_type":"report"},{"id":"pmh:ADA417472","doi":null,"is_oa":false,"landing_page_url":"http://oai.dtic.mil/oai/oai?&amp;verb=getRecord&amp;metadataPrefix=html&amp;identifier=ADA417472","pdf_url":null,"source":{"id":"https://openalex.org/S4406923043","display_name":"Defense Technical Information Center (DTIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTIC AND NTIS","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1855084269","https://openalex.org/W2069996154","https://openalex.org/W2373219342"],"related_works":["https://openalex.org/W7099869561","https://openalex.org/W2005985523","https://openalex.org/W2076425390","https://openalex.org/W1558630771","https://openalex.org/W25510511","https://openalex.org/W1805184627","https://openalex.org/W7100049981","https://openalex.org/W2063712372","https://openalex.org/W1961676704","https://openalex.org/W1492019883"],"abstract_inverted_index":{"This":[0],"project":[1,42],"investigated":[2],"a":[3,22],"number":[4,23],"of":[5,24,36],"problems":[6,53],"that":[7,26,51],"arise":[8,27],"in":[9,46],"compiling":[10],"application":[11,38],"code":[12,49,55,68],"for":[13],"embedded":[14],"systems.":[15],"These":[16],"systems":[17],"present":[18],"the":[19,37],"compiler":[20],"with":[21],"challenges":[25],"from":[28],"economic":[29],"constraints,":[30,32],"physical":[31],"and":[33,39,48,70],"idiosyncratic":[34],"requirements":[35],"processors.":[40],"The":[41],"developed":[43],"new":[44],"techniques":[45],"optimization":[47],"generation":[50],"addressed":[52],"including":[54],"size":[56],"reduction,":[57,69],"instruction":[58],"scheduling,":[59],"data":[60],"placement":[61],"(on":[62],"partitioned":[63],"register":[64],"set":[65],"machines),":[66],"spill":[67],"operator":[71],"strength":[72],"reduction.":[73],"It":[74],"also":[75],"produced":[76],"fundamental":[77],"work":[78],"on":[79],"transformation":[80],"ordering.":[81]},"counts_by_year":[],"updated_date":"2026-11-06T12:05:46.655746","created_date":"2016-06-24T00:00:00"}
