{"id":"https://openalex.org/W1496828451","doi":"https://doi.org/10.1109/vlsit.1997.623743","title":"Cylindrical Full Metal Capacitor Technology For High-speed Gigabit DRAMs","display_name":"Cylindrical Full Metal Capacitor Technology For High-speed Gigabit DRAMs","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W1496828451","doi":"https://doi.org/10.1109/vlsit.1997.623743","mag":"1496828451"},"language":"en","primary_location":{"id":"doi:10.1109/vlsit.1997.623743","doi":"https://doi.org/10.1109/vlsit.1997.623743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsit.1997.623743","pdf_url":null,"source":{"id":"https://openalex.org/S4306421008","display_name":"Symposium on VLSI Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Symposium on VLSI Technology","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5098036039","display_name":"Drynan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Drynan","raw_affiliation_strings":["ULSI Device Development Laboratories, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Device Development Laboratories, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113685748","display_name":"Nakajima","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nakajima","raw_affiliation_strings":["ULSI Device Development Laboratories, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Device Development Laboratories, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005742640","display_name":"Akimoto","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Akimoto","raw_affiliation_strings":["VLSI Mfg.Engineering Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Mfg.Engineering Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110755450","display_name":"Saito","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Saito","raw_affiliation_strings":["ULSI Device Development Laboratories, Japan","VLSI Mfg.Engineering Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Device Development Laboratories, Japan","institution_ids":[]},{"raw_affiliation_string":"VLSI Mfg.Engineering Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110755125","display_name":"Suzuki","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Suzuki","raw_affiliation_strings":["ULSI Device Development Laboratories, Japan","VLSI Mfg.Engineering Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Device Development Laboratories, Japan","institution_ids":[]},{"raw_affiliation_string":"VLSI Mfg.Engineering Division, NEC Corporation Limited, Sagamihara, Kanagawa, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5098036040","display_name":"Kamiyarna","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kamiyarna","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5037963854","display_name":"Takaishi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Takaishi","raw_affiliation_strings":["ULSI Device Development Laboratories, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ULSI Device Development Laboratories, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.4089,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.96092164,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.7378000020980835,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.7378000020980835,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.20730000734329224,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.034699998795986176,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"DRAM","score":0.8450000286102295},{"id":"https://openalex.org/keywords/cylindrical-capacitor","display_name":"cylindrical capacitor","score":0.5839999914169312},{"id":"https://openalex.org/keywords/titanium-nitride-electrodes","display_name":"titanium nitride electrodes","score":0.6340000033378601},{"id":"https://openalex.org/keywords/low-temperature-processing","display_name":"low-temperature processing","score":0.6710000038146973},{"id":"https://openalex.org/keywords/high-speed-memory","display_name":"high-speed memory","score":0.8090000152587891},{"id":"https://openalex.org/keywords/capacitance-scaling","display_name":"capacitance scaling","score":0.5440000295639038}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9119623899459839},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.757346510887146},{"id":"https://openalex.org/C164205550","wikidata":"https://www.wikidata.org/wiki/Q193340","display_name":"Spark plug","level":2,"score":0.7203945517539978},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.6516281366348267},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6196351051330566},{"id":"https://openalex.org/C525849907","wikidata":"https://www.wikidata.org/wiki/Q1096","display_name":"Tin","level":2,"score":0.6195301413536072},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5963298082351685},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4888607859611511},{"id":"https://openalex.org/C123671423","wikidata":"https://www.wikidata.org/wiki/Q332329","display_name":"Contact resistance","level":3,"score":0.43379828333854675},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29796144366264343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2645796537399292},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.19690915942192078},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19176626205444336},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.14782994985580444},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.14607590436935425},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0878172516822815}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsit.1997.623743","doi":"https://doi.org/10.1109/vlsit.1997.623743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsit.1997.623743","pdf_url":null,"source":{"id":"https://openalex.org/S4306421008","display_name":"Symposium on VLSI Technology","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Symposium on VLSI Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2313322554","https://openalex.org/W2317472450"],"related_works":["https://openalex.org/W2030277164","https://openalex.org/W1925492512","https://openalex.org/W4252775799","https://openalex.org/W2073777181","https://openalex.org/W2188848330","https://openalex.org/W2532698121","https://openalex.org/W2543245577","https://openalex.org/W354127203","https://openalex.org/W1543254581","https://openalex.org/W1781904337"],"abstract_inverted_index":{"A":[0],"cylindrical":[1],"Full":[2],"Metal":[3],"Capacitor":[4],"(FMC)":[5],"elcctrode":[6],"with":[7,16,59,82],"integrated":[8],"metal":[9],"contact-holc":[10],"plug":[11],"is":[12],"proposed":[13],"in":[14,19,30,91],"accordancc":[15],"thc":[17],"trend":[18],"DRAMs":[20],"towards":[21],"low-tcmpcrature":[22],"processcs,":[23],"low-resistance":[24],"conductors,":[25],"and":[26,69,88],"high-e":[27],"capacitor":[28],"dielcctiics":[29],"order":[31],"to":[32],"realizc":[33],"high-speed":[34],"gigabitclass":[35],"rncmoiy":[36],"for":[37],"multimedia":[38],"applications.":[39],"Thc":[40],"FMC":[41,95],"technology":[42],"comprises":[43],"such":[44],"features":[45],"as":[46],"a":[47,51,54,60,64,70],"W":[48,75],"contact-hole":[49],"plug.":[50,63],"TIN":[52],"etchstopper,":[53],"PVD+CVD-W":[55],"cylinder":[56],"body,":[57],"W-CMP":[58],"protective":[61],"cylindcr":[62],"1.6nm":[65],"tox,,":[66],"Ta205":[67],"dielectric,":[68],"TiN":[71],"top":[72],"elcctrodc.":[73],"Gigabit-scalc":[74],"cylinders":[76],"have":[77],"yieldcd":[78],"capacitances":[79],"ovcr":[80],"4Off'lccll.":[81],"higher":[83],"values":[84],"contingent":[85],"on":[86],"processes":[87],"parameters.":[89],"Trends":[90],"DRAM":[92],"Technology":[93],"Toward":[94],"Concept":[96]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-06-24T00:00:00"}