{"id":"https://openalex.org/W1493349243","doi":"https://doi.org/10.1109/leos.2002.1159512","title":"Design of a multi-technology FPGA with a programmable threshold photoreceiver","display_name":"Design of a multi-technology FPGA with a programmable threshold photoreceiver","publication_year":2003,"publication_date":"2003-11-20","ids":{"openalex":"https://openalex.org/W1493349243","doi":"https://doi.org/10.1109/leos.2002.1159512","mag":"1493349243"},"language":"en","primary_location":{"id":"doi:10.1109/leos.2002.1159512","doi":"https://doi.org/10.1109/leos.2002.1159512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/leos.2002.1159512","pdf_url":null,"source":{"id":"https://openalex.org/S4210193392","display_name":"IEEE Lasers and Electro-Optics Society Annual Meeting (LEOS)","issn_l":"1092-8081","issn":["1092-8081","2766-1733"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 15th Annual Meeting of the IEEE Lasers and Electro-Optics Society","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025053754","display_name":"Prosenjit Mal","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Mal","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electr. & Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA#TAB#","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060221639","display_name":"Jason F. Cantin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.F. Cantin","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electr. & Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA#TAB#","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036344518","display_name":"Fred R. Beyette","orcid":"https://orcid.org/0000-0001-8704-7810","observed_orcids":["https://orcid.org/0000-0001-8704-7810"]},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F.R. Beyette","raw_affiliation_strings":["Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","Dept. of Electr. & Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. & Comput. Sci., Cincinnati Univ., OH, USA#TAB#","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.2384,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39604432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"726","last_page":"727"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.47530001401901245,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.47530001401901245,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.07540000230073929,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.06560000032186508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-systems","display_name":"reconfigurable systems","score":0.7429999709129333},{"id":"https://openalex.org/keywords/fpga-architecture","display_name":"FPGA architecture","score":0.7300000190734863}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9148571491241455},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6712498664855957},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6232718229293823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4553260803222656},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.4504165053367615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44596046209335327},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4458245038986206},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.43652960658073425},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4109204113483429},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.4106203317642212},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3585500121116638},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33140814304351807},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24740755558013916},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.04893568158149719},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/leos.2002.1159512","doi":"https://doi.org/10.1109/leos.2002.1159512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/leos.2002.1159512","pdf_url":null,"source":{"id":"https://openalex.org/S4210193392","display_name":"IEEE Lasers and Electro-Optics Society Annual Meeting (LEOS)","issn_l":"1092-8081","issn":["1092-8081","2766-1733"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 15th Annual Meeting of the IEEE Lasers and Electro-Optics Society","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1884375916","https://openalex.org/W2025562853","https://openalex.org/W2046743813","https://openalex.org/W2085192548","https://openalex.org/W2105527691","https://openalex.org/W2127936519","https://openalex.org/W2137265220","https://openalex.org/W2183895592"],"related_works":["https://openalex.org/W2089930443","https://openalex.org/W2013040176","https://openalex.org/W1998757532","https://openalex.org/W1968951880","https://openalex.org/W2113897348","https://openalex.org/W2064975652","https://openalex.org/W2085192548","https://openalex.org/W2046743813","https://openalex.org/W1561971021","https://openalex.org/W3036203055"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2,33],"innovative":[3],"architecture":[4,12],"for":[5],"a":[6],"multi-technology":[7],"FPGA.":[8],"This":[9],"new":[10],"FPGA":[11],"will":[13],"enable":[14],"the":[15,22],"design":[16],"of":[17,21],"reconfigurable":[18],"systems":[19],"outside":[20],"traditional":[23],"electronic":[24],"domain.":[25],"A":[26],"threshold":[27],"programmable":[28],"photoreceiver":[29],"is":[30],"presented":[31],"as":[32],"illustrative":[34],"example.":[35]},"counts_by_year":[],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2016-06-24T00:00:00"}