{"id":"https://openalex.org/W1484897302","doi":"https://doi.org/10.1109/iccd.2005.67","title":"Latency lags bandwidth","display_name":"Latency lags bandwidth","publication_year":2006,"publication_date":"2006-08-15","ids":{"openalex":"https://openalex.org/W1484897302","doi":"https://doi.org/10.1109/iccd.2005.67","mag":"1484897302"},"language":"en","primary_location":{"id":"doi:10.1109/iccd.2005.67","doi":"https://doi.org/10.1109/iccd.2005.67","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2005.67","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Conference on Computer Design","raw_type":"proceedings-article"},"volume":null,"type":"conference-abstract","is_traditional":false,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101927146","display_name":"David A. Patterson","orcid":"https://orcid.org/0000-0002-0429-1015","observed_orcids":["https://orcid.org/0000-0002-0429-1015"]},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Patterson","raw_affiliation_strings":["University of California Berkeley, USA","California Univ., Berkeley, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"California Univ., Berkeley, CA USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5101927146"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9564999938011169,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9564999938011169,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.00989999994635582,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.00430000014603138,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"latency","score":0.6200000047683716},{"id":"https://openalex.org/keywords/bandwidth","display_name":"bandwidth","score":0.9710000157356262},{"id":"https://openalex.org/keywords/performance-trends","display_name":"performance trends","score":0.7400000095367432},{"id":"https://openalex.org/keywords/disk-performance","display_name":"disk performance","score":0.5370000004768372},{"id":"https://openalex.org/keywords/network-performance","display_name":"network performance","score":0.8029999732971191},{"id":"https://openalex.org/keywords/memory-performance","display_name":"memory performance","score":0.9290000200271606},{"id":"https://openalex.org/keywords/processor-performance","display_name":"processor performance","score":0.9919999837875366},{"id":"https://openalex.org/keywords/system-design","display_name":"system design","score":0.8709999918937683}],"concepts":[{"id":"https://openalex.org/C89246107","wikidata":"https://www.wikidata.org/wiki/Q1398821","display_name":"Rule of thumb","level":2,"score":0.8537806272506714},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7599359750747681},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6919311285018921},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6183112859725952},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3407779932022095},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.28111565113067627},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10493102669715881}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iccd.2005.67","doi":"https://doi.org/10.1109/iccd.2005.67","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iccd.2005.67","pdf_url":null,"source":{"id":"https://openalex.org/S4210174938","display_name":"IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)","issn_l":"1063-6404","issn":["1063-6404","2576-6996"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2005 International Conference on Computer Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7097537396","https://openalex.org/W1999563089","https://openalex.org/W1489393333","https://openalex.org/W1757510","https://openalex.org/W2138546793","https://openalex.org/W2219920768","https://openalex.org/W1986971786","https://openalex.org/W2100335359","https://openalex.org/W591162267","https://openalex.org/W7100313541"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"As":[4],"I":[5,9],"review":[6],"performance":[7,64],"trends,":[8],"am":[10],"struck":[11],"by":[12,49],"a":[13,62,75],"consistent":[14],"theme":[15],"across":[16],"many":[17,20,70],"technologies":[18],"over":[19],"years:":[21],"bandwidth":[22,47],"improves":[23,48],"much":[24],"more":[25,50],"quickly":[26],"than":[27,51],"latency":[28],"for":[29],"four":[30],"different":[31],"technologies:":[32],"disks,":[33],"networks,":[34],"memories":[35],"and":[36,82],"processors.":[37],"A":[38],"rule":[39,98],"of":[40,54,86,99],"thumb":[41,100],"to":[42,66,78],"quantify":[43],"the":[44,52,55],"imbalance":[45],"is:":[46],"square":[53],"improvement":[56],"in":[57,101],"latency.":[58],"This":[59],"paper":[60],"lists":[61],"half-dozen":[63],"milestones":[65],"document":[67],"this":[68,96],"observation,":[69],"reasons":[71],"why":[72],"it":[73],"happens,":[74],"few":[76],"ways":[77],"cope":[79],"with":[80],"it,":[81],"two":[83],"small":[84],"examples":[85],"how":[87],"you":[88,94],"might":[89],"design":[90],"systems":[91],"differently":[92],"if":[93],"kept":[95],"simple":[97],"mind.":[102]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2016-06-24T00:00:00"}