{"id":"https://openalex.org/W1484792304","doi":"https://doi.org/10.1109/asap.2015.7245699","title":"A soft-core processor array for relational operators","display_name":"A soft-core processor array for relational operators","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W1484792304","doi":"https://doi.org/10.1109/asap.2015.7245699","mag":"1484792304"},"language":"en","primary_location":{"id":"doi:10.1109/asap.2015.7245699","doi":"https://doi.org/10.1109/asap.2015.7245699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245699","pdf_url":null,"source":{"id":"https://openalex.org/S7407086867","display_name":"IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026275592","display_name":"Raphael Polig","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Raphael Polig","raw_affiliation_strings":["IBM Research, Zurich, Rueschlikon, Switzerland","[IBM Research\u2013Zurich, R\u00fceschlikon, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich, Rueschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"[IBM Research\u2013Zurich, R\u00fceschlikon, Switzerland]","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036729583","display_name":"Heiner Giefers","orcid":"https://orcid.org/0000-0002-5811-6386","observed_orcids":["https://orcid.org/0000-0002-5811-6386"]},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Heiner Giefers","raw_affiliation_strings":["IBM Research, Zurich, Rueschlikon, Switzerland","[IBM Research\u2013Zurich, R\u00fceschlikon, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Zurich, Rueschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]},{"raw_affiliation_string":"[IBM Research\u2013Zurich, R\u00fceschlikon, Switzerland]","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005732789","display_name":"Walter Stechele","orcid":"https://orcid.org/0000-0002-7455-8483","observed_orcids":["https://orcid.org/0000-0002-7455-8483"]},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter Stechele","raw_affiliation_strings":["Lehrstuhl f\u00fcr integrierte Systeme, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lehrstuhl f\u00fcr integrierte Systeme, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8831,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68445333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"17","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6079000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6079000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10317","display_name":"Advanced Database Systems and Queries","score":0.34450000524520874,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.020999999716877937,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/soft-core-processor","display_name":"soft-core processor","score":0.9359999895095825},{"id":"https://openalex.org/keywords/processor-arrays","display_name":"processor arrays","score":0.9039999842643738},{"id":"https://openalex.org/keywords/relational-operators","display_name":"relational operators","score":0.9269999861717224},{"id":"https://openalex.org/keywords/overlay-architecture","display_name":"overlay architecture","score":0.6850000023841858},{"id":"https://openalex.org/keywords/coprocessor","display_name":"coprocessor","score":0.7099999785423279},{"id":"https://openalex.org/keywords/string-operations","display_name":"string operations","score":0.45899999141693115},{"id":"https://openalex.org/keywords/compilation-time-reduction","display_name":"compilation time reduction","score":0.6439999938011169}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8485956788063049},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5817015767097473},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5258370637893677},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5251964330673218},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5187007188796997},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.49040842056274414},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4071904420852661},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35164713859558105},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3386407792568207},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28760796785354614},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asap.2015.7245699","doi":"https://doi.org/10.1109/asap.2015.7245699","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asap.2015.7245699","pdf_url":null,"source":{"id":"https://openalex.org/S7407086867","display_name":"IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1834037038","https://openalex.org/W1970340536","https://openalex.org/W1978565299","https://openalex.org/W2008241424","https://openalex.org/W2015370416","https://openalex.org/W2025787141","https://openalex.org/W2052930524","https://openalex.org/W2074697460","https://openalex.org/W2077725203","https://openalex.org/W2090068045","https://openalex.org/W2096456877","https://openalex.org/W2117385926","https://openalex.org/W2133156997","https://openalex.org/W2554510265","https://openalex.org/W4256629673"],"related_works":["https://openalex.org/W2074697460","https://openalex.org/W3013357669","https://openalex.org/W7098953321","https://openalex.org/W2117987151","https://openalex.org/W2896321505","https://openalex.org/W7096670123","https://openalex.org/W2108907376","https://openalex.org/W353522910","https://openalex.org/W2623332903","https://openalex.org/W4281930535"],"abstract_inverted_index":{"Despite":[0],"the":[1,20,26,31,46,88,98,135,146,164],"performance":[2,143],"and":[3,59,122,142,150],"power":[4],"efficiency":[5],"gains":[6],"achieved":[7],"by":[8],"FPGAs":[9],"for":[10],"text":[11,79],"analytics":[12,80],"queries,":[13],"analysis":[14],"shows":[15],"a":[16,68,109,153],"low":[17],"utilization":[18],"of":[19,48,78,100,115,140,156],"custom":[21,147],"hardware":[22,148],"operator":[23],"modules.":[24],"Furthermore":[25],"long":[27],"synthesis":[28],"times":[29],"limit":[30],"accelerator's":[32],"use":[33,47],"in":[34,112,138],"enterprise":[35],"systems":[36],"to":[37,52,73,90,117,125,128,145,161],"static":[38],"queries.":[39],"To":[40],"overcome":[41],"these":[42],"limitations":[43],"we":[44,66],"propose":[45],"an":[49,101,113],"overlay":[50],"architecture":[51,71,137],"share":[53],"area":[54,141],"resources":[55],"among":[56],"multiple":[57,83],"operators":[58],"reduce":[60],"compilation":[61],"times.":[62],"In":[63],"this":[64],"paper":[65],"present":[67],"novel":[69],"soft-core":[70],"tailored":[72],"efficiently":[74],"perform":[75,91,129],"relational":[76],"operations":[77,95],"queries":[81],"on":[82],"virtual":[84],"streams.":[85],"It":[86,105],"combines":[87],"ability":[89],"efficient":[92],"streaming":[93],"based":[94],"while":[96],"adding":[97],"flexibility":[99],"instruction":[102],"programmable":[103],"core.":[104],"is":[106],"used":[107],"as":[108],"processing":[110],"element":[111],"array":[114],"cores":[116,157],"execute":[118],"large":[119],"query":[120],"graphs":[121],"has":[123],"access":[124],"shared":[126],"co-processors":[127],"string-and":[130],"context-based":[131],"operations.":[132],"We":[133],"evaluate":[134],"core":[136],"terms":[139],"compared":[144],"modules,":[149],"show":[151],"how":[152],"minimum":[154],"number":[155],"can":[158],"be":[159],"calculated":[160],"avoid":[162],"stalling":[163],"document":[165],"processing.":[166]},"counts_by_year":[{"year":2017,"cited_by_count":4}],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2016-06-24T00:00:00"}