{"id":"https://openalex.org/W13759203","doi":null,"title":"Steps in the Verification of an Occam-to-FPGA Compiler.","display_name":"Steps in the Verification of an Occam-to-FPGA Compiler.","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W13759203","mag":"13759203"},"language":"en","primary_location":{"id":"mag:13759203","doi":null,"is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/pdpta/pdpta2004-2.html#PeelFJ04","pdf_url":null,"source":{"id":"https://openalex.org/S4306420677","display_name":"Parallel and Distributed Processing Techniques and Applications","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Parallel and Distributed Processing Techniques and Applications","raw_type":null},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021996148","display_name":"Roger M. A. Peel","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Roger M. A. Peel","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043206975","display_name":"Wong Han Feng","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wong Han Feng","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5012245236","display_name":"Javier Javier","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Javier","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.05,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.81020979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"716","last_page":"724"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8916000127792358,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8916000127792358,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.09019999951124191,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.006000000052154064,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/occam-programming-language","display_name":"Occam programming language","score":0.7509999871253967},{"id":"https://openalex.org/keywords/fpga-compilation","display_name":"FPGA compilation","score":0.8090000152587891},{"id":"https://openalex.org/keywords/compiler-verification","display_name":"compiler verification","score":0.9819999933242798},{"id":"https://openalex.org/keywords/hardware-description-languages","display_name":"hardware description languages","score":0.7829999923706055},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"compiler correctness","score":0.3400000035762787}],"concepts":[{"id":"https://openalex.org/C78469957","wikidata":"https://www.wikidata.org/wiki/Q838062","display_name":"occam","level":2,"score":0.8454400300979614},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.806573212146759},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7561044096946716},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6432651281356812},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6360151767730713},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4776362478733063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40253108739852905},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32757776975631714}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:13759203","doi":null,"is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/pdpta/pdpta2004-2.html#PeelFJ04","pdf_url":null,"source":{"id":"https://openalex.org/S4306420677","display_name":"Parallel and Distributed Processing Techniques and Applications","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Parallel and Distributed Processing Techniques and Applications","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1590464713","https://openalex.org/W7100382101","https://openalex.org/W78468791","https://openalex.org/W57381603","https://openalex.org/W81097555","https://openalex.org/W1554024275","https://openalex.org/W7099653893","https://openalex.org/W44516245","https://openalex.org/W7095287429","https://openalex.org/W172544350"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-08T07:41:36.138363","created_date":"2016-06-24T00:00:00"}