{"id":"https://openalex.org/W12677450","doi":null,"title":"A Rule-Based Software Testing Method for VHDL Models.","display_name":"A Rule-Based Software Testing Method for VHDL Models.","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W12677450","mag":"12677450"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.97.8487","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.97.8487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.wsu.edu/~aofallon/vlsi_soc.pdf","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111364137","display_name":"Anneliese Amschler Andrews","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Anneliese Amschler Andrews","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003868585","display_name":"Andrew O'Fallon","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Andrew O'Fallon","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5090198866","display_name":"Tom Chen","orcid":"https://orcid.org/0000-0001-8037-1685","observed_orcids":["https://orcid.org/0000-0001-8037-1685"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tom Chen","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0001-8037-1685","affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5508,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78764814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.00419999985024333,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-pattern-generation","display_name":"test pattern generation","score":0.8080000281333923},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8899999856948853},{"id":"https://openalex.org/keywords/control-flow-analysis","display_name":"control flow analysis","score":0.7519999742507935},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"data flow analysis","score":0.9779999852180481},{"id":"https://openalex.org/keywords/static-analysis","display_name":"static analysis","score":0.7680000066757202},{"id":"https://openalex.org/keywords/branch-coverage","display_name":"branch coverage","score":0.9369999766349792},{"id":"https://openalex.org/keywords/code-coverage","display_name":"code coverage","score":0.6650000214576721},{"id":"https://openalex.org/keywords/hardware-verification","display_name":"hardware verification","score":0.6019999980926514}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6655200719833374},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47595521807670593},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.47088345885276794},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.43625518679618835},{"id":"https://openalex.org/C161821725","wikidata":"https://www.wikidata.org/wiki/Q917415","display_name":"Regression testing","level":5,"score":0.4112471044063568},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3243171274662018},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.24792110919952393},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.21389901638031006},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14838358759880066}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.97.8487","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.97.8487","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.wsu.edu/~aofallon/vlsi_soc.pdf","raw_type":"text"},{"id":"mag:12677450","doi":null,"is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/vlsi/vlsisoc2003.html#AndrewsOC03","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1698544300","https://openalex.org/W1947290622","https://openalex.org/W2018796127","https://openalex.org/W2072194206","https://openalex.org/W2096956640","https://openalex.org/W2098165956","https://openalex.org/W2099640828","https://openalex.org/W2119007889","https://openalex.org/W2132796821","https://openalex.org/W2157436839"],"related_works":["https://openalex.org/W2117044368","https://openalex.org/W2132796821","https://openalex.org/W2137114625","https://openalex.org/W2151358358","https://openalex.org/W2152889194","https://openalex.org/W2136422974","https://openalex.org/W2099876519","https://openalex.org/W1801221103","https://openalex.org/W2050368870","https://openalex.org/W7160649181"],"abstract_inverted_index":{"The":[0,92],"verification":[1],"of":[2,25,33,68],"behavioral":[3],"models":[4],"is":[5,20],"an":[6],"important":[7],"step":[8],"before":[9],"transferring":[10],"a":[11,23,52,81],"hardware":[12],"design":[13,35,84],"to":[14,21,29,72,80,89],"the":[15,34,66,69],"layout.":[16],"A":[17],"popular":[18],"approach":[19,56],"use":[22,65],"variety":[24],"code":[26],"coverage":[27,40,44,88],"measures":[28,41],"evaluate":[30],"how":[31],"much":[32],"has":[36],"been":[37],"simulated.":[38],"Common":[39],"include":[42],"branch":[43,101],"and":[45,60,85],"bit":[46],"toggle":[47],"coverage.":[48,102],"This":[49],"paper":[50],"presents":[51],"test":[53],"pattern":[54],"generation":[55],"based":[57],"on":[58],"controlflow":[59],"dataflow":[61],"analysis.":[62],"Heuristic":[63],"rules":[64],"results":[67,93],"static":[70],"analysis":[71],"generate":[73],"new":[74,97],"patterns.":[75],"We":[76],"applied":[77],"this":[78,96],"technique":[79],"sizable":[82],"VHDL":[83],"compared":[86],"resulting":[87],"other":[90],"methods.":[91],"showed":[94],"that":[95],"method":[98],"achieved":[99],"higher":[100],"1.":[103]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2016-06-24T00:00:00"}