{"id":"https://openalex.org/W120901624","doi":"https://doi.org/10.1007/978-1-4615-2343-7_6","title":"Subprograms and Packages","display_name":"Subprograms and Packages","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W120901624","doi":"https://doi.org/10.1007/978-1-4615-2343-7_6","mag":"120901624"},"language":"en","primary_location":{"id":"doi:10.1007/978-1-4615-2343-7_6","doi":"https://doi.org/10.1007/978-1-4615-2343-7_6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4615-2343-7_6","pdf_url":null,"source":{"id":"https://openalex.org/S4306463937","display_name":"Springer eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VHDL Modeling for Digital Design Synthesis","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W316086783","display_name":"VHDL Modeling for Digital Design Synthesis"},"type":"book-chapter","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100882639","display_name":"Yu-Chin Hsu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yu-Chin Hsu","raw_affiliation_strings":["University of California, Riverside"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046159459","display_name":"Kevin F. Tsai","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin F. Tsai","raw_affiliation_strings":["University of California, Riverside"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053400748","display_name":"Jessie T. Liu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jessie T. Liu","raw_affiliation_strings":["University of California, Riverside"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":null,"display_name":"Eric S. Lin","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric S. Lin","raw_affiliation_strings":["University of California, Riverside"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Riverside","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6851000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.6851000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.2345000058412552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.03150000050663948,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8399999737739563},{"id":"https://openalex.org/keywords/subprograms","display_name":"subprograms","score":0.9950000047683716},{"id":"https://openalex.org/keywords/packages","display_name":"packages","score":0.7730000019073486},{"id":"https://openalex.org/keywords/procedures","display_name":"procedures","score":0.9490000009536743},{"id":"https://openalex.org/keywords/functions","display_name":"functions","score":1.0},{"id":"https://openalex.org/keywords/reusable-code","display_name":"reusable code","score":0.4429999887943268}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7715415954589844},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5127140283584595},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.45357951521873474},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16676324605941772},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.026530981063842773}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-1-4615-2343-7_6","doi":"https://doi.org/10.1007/978-1-4615-2343-7_6","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-1-4615-2343-7_6","pdf_url":null,"source":{"id":"https://openalex.org/S4306463937","display_name":"Springer eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VHDL Modeling for Digital Design Synthesis","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4248283633","https://openalex.org/W175657621","https://openalex.org/W4250427643","https://openalex.org/W1903480927","https://openalex.org/W2097440275","https://openalex.org/W1134362563","https://openalex.org/W747051","https://openalex.org/W101632250","https://openalex.org/W2886454112","https://openalex.org/W4252381723"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2016-06-24T00:00:00"}