{"id":"https://openalex.org/W108740423","doi":"https://doi.org/10.6092/polito/porto/2535095","title":"Macromodels for simulation-based verification of Systems on Chip and Systems in Package","display_name":"Macromodels for simulation-based verification of Systems on Chip and Systems in Package","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W108740423","doi":"https://doi.org/10.6092/polito/porto/2535095","mag":"108740423"},"language":"en","primary_location":{"id":"pmh:oai:iris.polito.it:11583/2535095","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/11583/2535095","pdf_url":null,"source":{"id":"https://openalex.org/S7407055329","display_name":"PORTO@Iris","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/doctoralThesis"},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11583/2535095","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059334235","display_name":"Salvatore Bernardo Olivadese","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Olivadese, Salvatore Bernardo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5059334235"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5307999849319458,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.5307999849319458,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.2134000062942505,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.048700001090765,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro-model","display_name":"macroscopic model","score":0.8809999823570251},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.7120000123977661},{"id":"https://openalex.org/keywords/system-in-package","display_name":"system-in-package","score":0.9789999723434448},{"id":"https://openalex.org/keywords/simulation-based-verification","display_name":"simulation-based verification","score":0.7649999856948853},{"id":"https://openalex.org/keywords/system-identification","display_name":"system identification","score":0.6990000009536743},{"id":"https://openalex.org/keywords/linear-time-invariant-systems","display_name":"linear time-invariant systems","score":0.8870000243186951},{"id":"https://openalex.org/keywords/model-reduction","display_name":"model reduction","score":0.7519999742507935},{"id":"https://openalex.org/keywords/passivity-constraints","display_name":"passivity constraints","score":0.8569999933242798},{"id":"https://openalex.org/keywords/power-delivery-network","display_name":"power delivery network","score":0.8799999952316284},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"signal integrity","score":0.515999972820282},{"id":"https://openalex.org/keywords/power-integrity","display_name":"power integrity","score":0.8479999899864197},{"id":"https://openalex.org/keywords/mixed-signal-simulation","display_name":"mixed-signal simulation","score":0.5929999947547913},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.5400000214576721},{"id":"https://openalex.org/keywords/ip-reuse","display_name":"IP reuse","score":0.4869999885559082}],"concepts":[{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.5792686343193054},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5464441180229187},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5387061834335327},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5150710940361023},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.508230447769165},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.4789203405380249},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.42837491631507874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37377089262008667},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.3590013086795807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34589824080467224},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3445326089859009},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21282705664634705},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14758360385894775},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.12009426951408386},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"pmh:oai:iris.polito.it:11583/2535095","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/11583/2535095","pdf_url":null,"source":{"id":"https://openalex.org/S7407055329","display_name":"PORTO@Iris","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/doctoralThesis"},{"id":"pmh:oai:porto.polito.it:2535095","doi":null,"is_oa":true,"landing_page_url":"http://porto.polito.it/2535095/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/doctoralThesis"},{"id":"doi:10.6092/polito/porto/2535095","doi":"https://doi.org/10.6092/polito/porto/2535095","is_oa":true,"landing_page_url":"https://doi.org/10.6092/polito/porto/2535095","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article-journal"},{"id":"mag:108740423","doi":null,"is_oa":false,"landing_page_url":"https://iris.polito.it/handle/11583/2535095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:iris.polito.it:11583/2535095","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/11583/2535095","pdf_url":null,"source":{"id":"https://openalex.org/S7407055329","display_name":"PORTO@Iris","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/doctoralThesis"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2144358170","https://openalex.org/W7099672060","https://openalex.org/W1972699591","https://openalex.org/W2137016778","https://openalex.org/W2162970865","https://openalex.org/W1910843987","https://openalex.org/W1970480028","https://openalex.org/W2541847709","https://openalex.org/W2105064025","https://openalex.org/W2196142913"],"abstract_inverted_index":{"In":[0,155,258],"recent":[1],"years":[2],"the":[3,19,71,86,97,123,156,168,176,180,189,200,220,239,243,261,264,280,353,371,394,405,410,417,426,442,448,492,507,517,532],"focus":[4],"on":[5,25,409,500,527],"electronic":[6,125],"integration":[7,14],"shifted":[8],"from":[9,184,266,522],"high":[10],"performance":[11],"microprocessors,":[12],"whose":[13],"trend":[15],"is":[16,275,311,331,347,437,498],"dictated":[17],"by":[18,91,320],"famous":[20],"Moore":[21],"law,":[22],"to":[23,77,142,151,293,333,351,466,481],"System":[24,29],"Chip":[26],"(SoC)":[27],"and":[28,35,49,56,62,82,101,106,134,138,187,217,219,248,277,302,313,318,402,435],"in":[30,47,70,80,96,122,132,146,238,242,349,355,416,441,476,486,495],"Package":[31],"(SiP)":[32],"for":[33,104,194,197,206,229,256,285,337,370,381,432,461],"mobile":[34],"embedded":[36],"applications.":[37],"The":[38,172,325,359,472],"most":[39],"common":[40],"example":[41],"of":[42,85,120,158,179,191,202,222,245,263,269,282,309,322,327,362,367,373,377,389,404,412,419,428,444,450,483,491,510,534],"SoC":[43],"can":[44],"be":[45,143,482],"found":[46],"smartphones":[48],"tablets:":[50],"multicore":[51],"CPU":[52],"(Central":[53],"Processing":[54,59],"Unit)":[55],"GPU":[57],"(Graphics":[58],"Unit),":[60],"memory":[61],"Radio":[63],"Frequency":[64],"(RF)":[65],"transceivers":[66],"are":[67,90,111,166,253,316,424,464],"often":[68],"integrated":[69],"same":[72,124],"die":[73],"or":[74],"package":[75,126],"leading":[76],"tremendous":[78,233],"reduction":[79,251,366],"size":[81],"power":[83],"consumption":[84],"device.":[87],"Therefore":[88,447],"SoCs/SiPs":[89],"definition":[92],"heterogeneous":[93],"electrical":[94],"systems,":[95],"sense":[98],"that":[99,463,487],"analog":[100,164],"digital":[102],"components":[103,121,185,196,297,384],"RF":[105,383],"Base":[107],"Band":[108],"(BB)":[109],"applications":[110],"closely":[112],"tied":[113],"together.":[114],"To":[115],"blend":[116],"such":[117],"a":[118,288,341,386,429,438,457,501,515],"variety":[119],"engineers":[127],"face":[128],"new":[129,289,430,445,469],"difficulties":[130],"both":[131],"design":[133],"verification":[135,372,406],"phases.":[136],"Signal":[137,161,454],"Power":[139,213],"integrity":[140],"need":[141,190,201],"carefully":[144],"addressed":[145],"conjunction":[147],"with":[148,295,538],"noise":[149,225,343,420],"levels":[150],"address":[152],"devices":[153,207],"constraints.":[154],"context":[157],"Analog":[159,452],"Mixed":[160,453],"(AMS)":[162],"validation,":[163],"blocks":[165,415],"still":[167,254],"simulation":[169,368],"time":[170,369],"bottlenecks.":[171],"main":[173,360],"issues":[174],"are:":[175,365],"huge":[177,209,299],"complexity":[178,224],"parasitic":[181],"networks":[182],"extracted":[183],"layouts":[186],"interconnects,":[188],"parametric":[192,328],"models":[193,205,330,336,380],"non-linear":[195,338,382],"what-if":[198],"analyses,":[199],"reduced":[203],"order":[204,250,301,308,350],"having":[208,298],"ports":[210,303],"count":[211,304],"like":[212],"Delivery":[214],"Networks":[215],"(PDNs)":[216],"packages":[218],"lack":[221],"low":[223],"complaint":[226],"synthesis":[227,345],"methods":[228],"linear":[230,296,329],"macromodels.":[231],"Although":[232],"steps":[234],"forward":[235],"were":[236,479,525],"achieved":[237],"last":[240],"decades":[241],"areas":[244],"system":[246,267,290],"identification":[247,268,291,326],"model":[249],"there":[252],"chances":[255],"improvement.":[257],"this":[259,363,477,496],"thesis":[260],"state":[262],"art":[265],"Linear":[270],"Time":[271],"Invariant":[272],"(LTI)":[273],"systems":[274],"revised":[276],"improved":[278],"tailoring":[279],"needs":[281],"AMS":[283],"simulations":[284],"SoC/SiP":[286],"applications:":[287],"algorithm":[292,346],"cope":[294],"dynamical":[300],"(more":[305],"than":[306],"two":[307],"magnitudes)":[310],"proposed":[312,475,519],"passivity":[314],"constraints":[315],"verified":[317],"imposed":[319],"means":[321],"parallel":[323],"algorithms.":[324],"extended":[332],"parameterized":[334,378],"small-signal":[335,379],"devices.":[339],"Finally":[340],"low-complexity":[342],"compliant":[344,421],"introduced":[348],"export":[352],"macromodels":[354],"standard":[356],"SPICE-based":[357],"solvers.":[358],"contributions":[361],"work":[364,478,497],"modern":[374],"SoCs/SiPs,":[375],"introduction":[376],"enabling":[385],"simplified":[387],"assessment":[388],"different":[390],"project":[391],"scenarios":[392],"supporting":[393],"widespread":[395],"Intellectual":[396],"Property":[397],"(IP)":[398],"reuse":[399],"pattern,":[400],"optimization":[401],"simplification":[403],"flow":[407],"based":[408,499],"provision":[411],"multi-purpose":[413],"IP":[414],"form":[418],"networks.":[422],"We":[423],"facing":[425],"rise":[427],"era":[431],"consumer":[433],"electronic,":[434],"time-to-market":[436],"key":[439],"feature":[440],"development":[443],"products.":[446],"availability":[449],"effective":[451],"methodologies":[455,518],"becomes":[456],"sustainable":[458],"competitive":[459],"advantage":[460],"companies":[462],"willing":[465],"lead":[467],"these":[468],"market":[470],"segments.":[471],"novel":[473],"algorithms":[474],"proved":[480],"practical":[484,523],"relevance":[485],"sense.":[488],"Most":[489],"part":[490],"material":[493],"presented":[494],"research":[502,536],"activity":[503],"carried":[504],"out":[505],"at":[506],"Munich":[508],"site":[509],"Intel":[511],"Mobile":[512],"Communication.":[513],"As":[514],"consequence":[516],"here,":[520],"arising":[521],"needs,":[524],"tested":[526],"several":[528],"commercial":[529],"benchmarks":[530],"demonstrating":[531],"importance":[533],"melting":[535],"activities":[537],"industries":[539],"requirements":[540]},"counts_by_year":[],"updated_date":"2026-11-11T12:16:26.678958","created_date":"2016-06-24T00:00:00"}