{"id":"https://openalex.org/W102242240","doi":null,"title":"Microprocessors and microcomputers","display_name":"Microprocessors and microcomputers","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W102242240","mag":"102242240"},"language":"en","primary_location":{"id":"mag:102242240","doi":null,"is_oa":false,"landing_page_url":"http://dl.acm.org/ft_gateway.cfm?id=1074602&type=pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306509340","display_name":"Encyclopedia of Computer Science","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Encyclopedia of Computer Science","raw_type":null},"volume":null,"type":"reference-entry","is_traditional":false,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068817485","display_name":"Larry D. Wittie","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Larry D. Wittie","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5068817485"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1161","last_page":"1169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6538000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6538000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.06520000100135803,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.04969999939203262,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessors","display_name":"microprocessors","score":0.9980000257492065},{"id":"https://openalex.org/keywords/microcomputers","display_name":"microcomputers","score":0.9980000257492065},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"CPU","score":0.8769999742507935},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.8370000123977661},{"id":"https://openalex.org/keywords/linguistic-registers","display_name":"register","score":0.8889999985694885},{"id":"https://openalex.org/keywords/integrated-circuits","display_name":"integrated circuits","score":0.5360000133514404},{"id":"https://openalex.org/keywords/vlsi","display_name":"VLSI","score":0.7879999876022339},{"id":"https://openalex.org/keywords/lsi","display_name":"LSI","score":0.9200000166893005}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7689322233200073},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6580448150634766},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6347363591194153},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5945912599563599},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.574996829032898},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.5726590752601624},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5195034742355347},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5119836926460266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4935859441757202},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4818774163722992},{"id":"https://openalex.org/C2983805867","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Silicon chip","level":3,"score":0.4814162254333496},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.422453910112381},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27522826194763184},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1930757462978363},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.12027201056480408},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.06394916772842407},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05727428197860718},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:102242240","doi":null,"is_oa":false,"landing_page_url":"http://dl.acm.org/ft_gateway.cfm?id=1074602&type=pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306509340","display_name":"Encyclopedia of Computer Science","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"Encyclopedia of Computer Science","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1538592187","https://openalex.org/W1982311688"],"related_works":["https://openalex.org/W958761977","https://openalex.org/W4241493782","https://openalex.org/W60168777","https://openalex.org/W8991472","https://openalex.org/W4233634179","https://openalex.org/W4214483638","https://openalex.org/W1504960251","https://openalex.org/W561224737","https://openalex.org/W7219343380","https://openalex.org/W2781557119"],"abstract_inverted_index":{"A":[0,44],"microprocessor":[1,45],"is":[2,47],"a":[3,10,18,48,58,78],"single-chip":[4],"integrated":[5,51],"circuit":[6,55],"(IC)":[7],"implementation":[8],"of":[9,24,60,77],"general-purpose":[11],"central":[12],"processing":[13],"unit":[14,39],"(CPU--q.v.).":[15],"It":[16],"contains":[17],"controller":[19],"to":[20,28,41],"direct":[21],"the":[22,75],"execution":[23],"program":[25],"instructions,":[26],"registers":[27],"store":[29],"control":[30],"and":[31,35,69],"data":[32],"values":[33],"temporarily,":[34],"an":[36],"arithmetic":[37],"logic":[38],"(ALU--q.v.)":[40],"calculate":[42],"results.":[43],"chip":[46],"(very)":[49],"large-scale":[50],"(LSI":[52],"or":[53],"VLSI)":[54],"fabricated":[56],"on":[57],"sliver":[59],"silicon":[61],"less":[62],"than":[63],"7mm":[64],"(about":[65],"1/4":[66],"in)":[67,72],"square":[68],"0.5mm":[70],"(1/50":[71],"thick,":[73],"about":[74],"size":[76],"baby's":[79],"fingernail.":[80]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-10-16T09:59:22.235173","created_date":"2016-06-24T00:00:00"}