{"id":"https://openalex.org/keywords/chip-stacking","display_name":"chip stacking","description":"Chip stacking is a semiconductor packaging technique that vertically integrates multiple integrated-circuit dies to increase device density and interconnection.","display_name_alternatives":["semiconductor die stacking","IC die stacking"],"ids":{"openalex":"https://openalex.org/keywords/chip-stacking","wikidata":null},"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.7447,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.7447,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.074,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"works_count":962,"cited_by_count":7838,"works_api_url":"https://api.openalex.org/works?filter=keywords.id:keywords/chip-stacking","updated_date":"2026-10-22T04:07:25","created_date":"2022-04-12T19:38:12"}