{"id":"https://openalex.org/A5159126993","orcid":null,"observed_orcids":[],"display_name":"Yuchao Wu","raw_author_names":["Wu, Yuchao","Yuchao Wu"],"full_name":"Yuchao Wu","works_count":1,"cited_by_count":0,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":0,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5159126993","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I200769079","ror":"https://ror.org/00q4vv597","display_name":"Hong Kong University of Science and Technology","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]},"years":[2026]}],"last_known_institutions":[{"id":"https://openalex.org/I200769079","ror":"https://ror.org/00q4vv597","display_name":"Hong Kong University of Science and Technology","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"topics":[{"id":"https://openalex.org/T10260","display_name":"Software Engineering Research","count":1,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10260","display_name":"Software Engineering Research","value":3.4e-06,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":3.2e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","score":0.5421000123023987},{"id":"115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","score":0.33980000019073486},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.33719998598098755},{"id":"113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","score":0.32170000672340393},{"id":"120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","score":0.2547999918460846}],"counts_by_year":[{"year":2026,"works_count":1,"oa_works_count":1,"cited_by_count":0}],"display_name_alternatives":["Wu, Yuchao","Yuchao Wu"],"block_key":"y wu","works_api_url":"https://api.openalex.org/works?filter=author.id:A5159126993","updated_date":"2026-10-23T12:28:23","created_date":"2026-10-21T00:00:00"}