{"id":"https://openalex.org/A5151291204","orcid":null,"observed_orcids":[],"display_name":"Zhiheng Zhang","raw_author_names":["Zhang, Zhiheng","Zhiheng Zhang"],"full_name":"Zhiheng Zhang","works_count":1,"cited_by_count":0,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":0,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5151291204","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I27837315","ror":"https://ror.org/00jmfr291","display_name":"University of Michigan","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},"years":[2026]}],"last_known_institutions":[{"id":"https://openalex.org/I27837315","ror":"https://ror.org/00jmfr291","display_name":"University of Michigan","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":1,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":6.8e-06,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":3.2e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.4242999851703644},{"id":"101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","score":0.36250001192092896},{"id":"186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","score":0.31360000371932983},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.29260000586509705},{"id":"120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","score":0.2558000087738037}],"counts_by_year":[{"year":2026,"works_count":1,"oa_works_count":1,"cited_by_count":0}],"display_name_alternatives":["Zhang, Zhiheng","Zhiheng Zhang"],"block_key":"z zhang","works_api_url":"https://api.openalex.org/works?filter=author.id:A5151291204","awards_count":0,"updated_date":"2026-10-05T12:30:24","created_date":"2026-09-12T00:00:00"}