{"id":"https://openalex.org/A5148064310","orcid":null,"observed_orcids":[],"display_name":"Supreetha Rao","raw_author_names":["Supreetha Rao"],"full_name":"Supreetha Rao","works_count":2,"cited_by_count":0,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":0,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5148064310","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I65674248","ror":"https://ror.org/00ha14p11","display_name":"Visvesvaraya Technological University","country_code":"IN","type":"education","lineage":["https://openalex.org/I65674248"]},"years":[2026]}],"last_known_institutions":[{"id":"https://openalex.org/I65674248","ror":"https://ror.org/00ha14p11","display_name":"Visvesvaraya Technological University","country_code":"IN","type":"education","lineage":["https://openalex.org/I65674248"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","count":2,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":1.17e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","value":7.5e-06,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":6.4e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.6931999921798706},{"id":"172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","score":0.5407999753952026},{"id":"158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","score":0.3504999876022339},{"id":"107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","score":0.33480000495910645},{"id":"126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","score":0.28760001063346863}],"counts_by_year":[{"year":2026,"works_count":2,"oa_works_count":2,"cited_by_count":0}],"display_name_alternatives":["Supreetha Rao"],"block_key":"s rao","works_api_url":"https://api.openalex.org/works?filter=author.id:A5148064310","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5148064310","updated_date":"2026-11-11T13:02:13","created_date":"2026-08-26T00:00:00"}