{"id":"https://openalex.org/A5117076256","orcid":"https://orcid.org/0009-0000-5623-0284","observed_orcids":["https://orcid.org/0009-0000-5623-0284"],"display_name":"Butchi Babu Sarnala","raw_author_names":["Butchi Babu Sarnala"],"full_name":"Butchi Babu Sarnala","works_count":4,"cited_by_count":5,"summary_stats":{"2yr_mean_citedness":1.25,"h_index":1,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5117076256","orcid":"https://orcid.org/0009-0000-5623-0284","observed_orcids":["https://orcid.org/0009-0000-5623-0284"]},"affiliations":[{"institution":{"id":"https://openalex.org/I4401726783","ror":"https://ror.org/007v4hf75","display_name":"VIT-AP University","country_code":"IN","type":"education","lineage":["https://openalex.org/I4401726783"]},"years":[2026,2025]}],"last_known_institutions":[{"id":"https://openalex.org/I4401726783","ror":"https://ror.org/007v4hf75","display_name":"VIT-AP University","country_code":"IN","type":"education","lineage":["https://openalex.org/I4401726783"]}],"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","count":4,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":1.16e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":7e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":6.4e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","value":5.3e-06,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7353000044822693},{"id":"42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","score":0.5666000247001648},{"id":"154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","score":0.3759579360485077},{"id":"79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","score":0.31060001254081726},{"id":"26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","score":0.3089999854564667}],"counts_by_year":[{"year":2025,"works_count":2,"oa_works_count":0,"cited_by_count":1},{"year":2026,"works_count":2,"oa_works_count":1,"cited_by_count":4}],"display_name_alternatives":["Butchi Babu Sarnala"],"block_key":"b sarnala","works_api_url":"https://api.openalex.org/works?filter=author.id:A5117076256","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5117076256","updated_date":"2026-11-14T11:48:19","created_date":"2025-04-09T00:00:00"}