{"id":"https://openalex.org/A5116049262","orcid":"https://orcid.org/0009-0006-0201-5099","observed_orcids":["https://orcid.org/0009-0006-0201-5099"],"display_name":"Andrei Stan","raw_author_names":["Andrei Stan"],"full_name":"Andrei Stan","works_count":5,"cited_by_count":5,"summary_stats":{"2yr_mean_citedness":1.0,"h_index":1,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5116049262","orcid":"https://orcid.org/0009-0006-0201-5099","observed_orcids":["https://orcid.org/0009-0006-0201-5099"]},"affiliations":[{"institution":{"id":"https://openalex.org/I4210108695","ror":"https://ror.org/014zxnz40","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]},"years":[2026,2025]}],"last_known_institutions":[{"id":"https://openalex.org/I4210108695","ror":"https://ror.org/014zxnz40","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":5,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","count":2,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":1.69e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","value":1.55e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":1.54e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":9.6e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","value":7.2e-06,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8435999751091003},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.6006599068641663},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.5548664331436157},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.5085388422012329},{"id":"115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","score":0.39480000734329224}],"counts_by_year":[{"year":2025,"works_count":3,"oa_works_count":2,"cited_by_count":5},{"year":2026,"works_count":2,"oa_works_count":2,"cited_by_count":0}],"display_name_alternatives":["Andrei Stan"],"block_key":"a stan","works_api_url":"https://api.openalex.org/works?filter=author.id:A5116049262","updated_date":"2026-10-18T12:41:17","created_date":"2025-10-10T00:00:00"}