{"id":"https://openalex.org/A5113662264","orcid":null,"observed_orcids":[],"display_name":"Ananta K. Majhi","raw_author_names":["Ananta K Majhi","Ananta K. Majhi","Ananta Majhi"],"full_name":"Majhi, Ananta K.","works_count":12,"cited_by_count":178,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":5,"i10_index":3},"ids":{"openalex":"https://openalex.org/A5113662264","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I109147379","ror":"https://ror.org/059be4e97","display_name":"NXP (Netherlands)","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]},"years":[2012,2010,2009,2007]},{"institution":{"id":"https://openalex.org/I4210122849","ror":"https://ror.org/02p2bgp27","display_name":"Philips (Netherlands)","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},"years":[2006]},{"institution":{"id":"https://openalex.org/I59270414","ror":"https://ror.org/04dese585","display_name":"Indian Institute of Science Bangalore","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]},"years":[1996,1995]}],"last_known_institutions":[{"id":"https://openalex.org/I109147379","ror":"https://ror.org/059be4e97","display_name":"NXP (Netherlands)","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","count":9,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","count":6,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","count":5,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":9.41e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","value":7.1e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","value":4.83e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","value":2.72e-05,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1.51e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8101942539215088},{"id":"119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","score":0.3759442865848541},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.32839998602867126},{"id":"154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","score":0.26930001378059387},{"id":"199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","score":0.0}],"counts_by_year":[{"year":1995,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1996,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":2004,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2006,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":3,"oa_works_count":0,"cited_by_count":0},{"year":2009,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2010,"works_count":3,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":1,"oa_works_count":0,"cited_by_count":21},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":10},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":6},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":5},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":4},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":4},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["Ananta K Majhi","Ananta K. Majhi","Ananta Majhi"],"block_key":"a majhi","works_api_url":"https://api.openalex.org/works?filter=author.id:A5113662264","updated_date":"2026-11-04T11:47:51","created_date":"2016-06-24T00:00:00"}