{"id":"https://openalex.org/A5113617357","orcid":null,"observed_orcids":[],"display_name":"Marlos C. Papaefthymiou","raw_author_names":["M.C. Papaefthymiou","Marlos C. Papaefthymiou"],"full_name":"Marlos C. Papaefthymiou","works_count":2,"cited_by_count":14,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":2,"i10_index":1},"ids":{"openalex":"https://openalex.org/A5113617357","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I27837315","ror":"https://ror.org/00jmfr291","display_name":"University of Michigan","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},"years":[2007,2000]}],"last_known_institutions":[{"id":"https://openalex.org/I27837315","ror":"https://ror.org/00jmfr291","display_name":"University of Michigan","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","count":1,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","value":4.5e-06,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","value":3.9e-06,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","value":3.6e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":3.5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":3.2e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7222537398338318},{"id":"119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","score":0.4430960416793823},{"id":"12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","score":0.4103461802005768},{"id":"115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","score":0.3909342288970947},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.303927481174469}],"counts_by_year":[{"year":2000,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["M.C. Papaefthymiou","Marlos C. Papaefthymiou"],"block_key":"m papaefthymiou","works_api_url":"https://api.openalex.org/works?filter=author.id:A5113617357","updated_date":"2026-11-08T12:57:04","created_date":"2016-06-24T00:00:00"}