{"id":"https://openalex.org/A5111998768","orcid":null,"observed_orcids":[],"display_name":"Kunio Uchiyama","raw_author_names":["Kunio UCHIYAMA","Kunio Uchiyama"],"full_name":"Kunio UCHIYAMA","works_count":46,"cited_by_count":577,"summary_stats":{"2yr_mean_citedness":1.0,"h_index":9,"i10_index":8},"ids":{"openalex":"https://openalex.org/A5111998768","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I150744194","ror":"https://ror.org/00ntfnx83","display_name":"Waseda University","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]},"years":[2007]},{"institution":{"id":"https://openalex.org/I174878644","ror":"https://ror.org/017wvtq80","display_name":"University of Patras","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]},"years":[2021]},{"institution":{"id":"https://openalex.org/I65143321","ror":"https://ror.org/02exqgm79","display_name":"Hitachi (Japan)","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]},"years":[2018,2017,2012,2010,2008,2007,2005,1999,1998]},{"institution":{"id":"https://openalex.org/I73613424","ror":"https://ror.org/01703db54","display_name":"National Institute of Advanced Industrial Science and Technology","country_code":"JP","type":"government","lineage":["https://openalex.org/I73613424"]},"years":[2024,2021,2019]}],"last_known_institutions":[{"id":"https://openalex.org/I73613424","ror":"https://ror.org/01703db54","display_name":"National Institute of Advanced Industrial Science and Technology","country_code":"JP","type":"government","lineage":["https://openalex.org/I73613424"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":35,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":30,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":20,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":8,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":8,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":0.0001075,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":6.73e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":5.19e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":5.12e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":3.82e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8790875673294067},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.7124829292297363},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.629197359085083},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.5970426797866821},{"id":"121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","score":0.10727697610855103}],"counts_by_year":[{"year":1997,"works_count":1,"oa_works_count":0,"cited_by_count":3},{"year":1998,"works_count":3,"oa_works_count":1,"cited_by_count":6},{"year":1999,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2001,"works_count":2,"oa_works_count":0,"cited_by_count":2},{"year":2002,"works_count":2,"oa_works_count":0,"cited_by_count":9},{"year":2003,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2005,"works_count":2,"oa_works_count":0,"cited_by_count":2},{"year":2006,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":5,"oa_works_count":0,"cited_by_count":42},{"year":2008,"works_count":4,"oa_works_count":0,"cited_by_count":75},{"year":2010,"works_count":1,"oa_works_count":0,"cited_by_count":38},{"year":2011,"works_count":2,"oa_works_count":0,"cited_by_count":7},{"year":2012,"works_count":8,"oa_works_count":0,"cited_by_count":9},{"year":2017,"works_count":7,"oa_works_count":0,"cited_by_count":48},{"year":2018,"works_count":1,"oa_works_count":0,"cited_by_count":266},{"year":2019,"works_count":1,"oa_works_count":0,"cited_by_count":51},{"year":2021,"works_count":1,"oa_works_count":0,"cited_by_count":18},{"year":2024,"works_count":1,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["Kunio UCHIYAMA","Kunio Uchiyama"],"block_key":"k uchiyama","works_api_url":"https://api.openalex.org/works?filter=author.id:A5111998768","updated_date":"2026-10-16T12:29:29","created_date":"2016-06-24T00:00:00"}