{"id":"https://openalex.org/A5111975433","orcid":null,"observed_orcids":[],"display_name":"M.J. Shute","raw_author_names":["M Shute","M.J. Shute","Malcolm J. Shute","Malcolm Shute","Shute, Malcolm J"],"full_name":"Malcolm J. Shute","works_count":9,"cited_by_count":37,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":3,"i10_index":2},"ids":{"openalex":"https://openalex.org/A5111975433","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I4210148542","ror":"https://ror.org/057d3rj91","display_name":"Arup Group (United Kingdom)","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210148542"]},"years":[1988]},{"institution":{"id":"https://openalex.org/I60488453","ror":"https://ror.org/01rv4p989","display_name":"Middlesex University London","country_code":"GB","type":"education","lineage":["https://openalex.org/I60488453"]},"years":[1987,1984]}],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":4,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","count":2,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":2.73e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":2.02e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12797","display_name":"History of Computing Technologies","value":7.2e-06,"subfield":{"id":"https://openalex.org/subfields/1706","display_name":"Computer Science Applications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":7.1e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":7.1e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8563790917396545},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.4468461573123932},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.35751187801361084},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.34245622158050537},{"id":"119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","score":0.25793373584747314}],"counts_by_year":[{"year":1984,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":1985,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1987,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1988,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":1990,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1991,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1993,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["M Shute","M.J. Shute","Malcolm J. Shute","Malcolm Shute","Shute, Malcolm J"],"block_key":"m shute","works_api_url":"https://api.openalex.org/works?filter=author.id:A5111975433","updated_date":"2026-11-03T12:34:24","created_date":"2016-06-24T00:00:00"}