{"id":"https://openalex.org/A5111871616","orcid":null,"observed_orcids":[],"display_name":"S. Thakkar","raw_author_names":["S. S. Thakkar","S. Thakkar","S.S. Thakkar"],"full_name":"Saloni Thakkar","works_count":8,"cited_by_count":319,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":6,"i10_index":4},"ids":{"openalex":"https://openalex.org/A5111871616","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I1343180700","ror":"https://ror.org/01ek73717","display_name":"Intel (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},"years":[2002,1996]},{"institution":{"id":"https://openalex.org/I2948571462","ror":"https://ror.org/05qcea723","display_name":"Nike (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I2948571462"]},"years":[1988]},{"institution":{"id":"https://openalex.org/I4210092146","ror":"https://ror.org/00ev5ap50","display_name":"ZRT Laboratory","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I4210092146"]},"years":[1988]},{"institution":{"id":"https://openalex.org/I4387153830","ror":"https://ror.org/014dbdq60","display_name":"Neuromatch","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4387153830"]},"years":[1988]},{"institution":{"id":"https://openalex.org/I4387153865","ror":"https://ror.org/00cjqbk89","display_name":"OSGeo","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4387153865"]},"years":[1988]}],"last_known_institutions":[{"id":"https://openalex.org/I1343180700","ror":"https://ror.org/01ek73717","display_name":"Intel (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":8,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":4,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","count":3,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":2.72e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":1.42e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":9.6e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","value":9.2e-06,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","value":8.5e-06,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.896098256111145},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.6823275685310364},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.6656438112258911},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.5851448774337769},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.5515119433403015}],"counts_by_year":[{"year":1986,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1988,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":1989,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1990,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":1996,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":8},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":6},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":4},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":4},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":7},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":5},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["S. S. Thakkar","S. Thakkar","S.S. Thakkar"],"block_key":"s thakkar","works_api_url":"https://api.openalex.org/works?filter=author.id:A5111871616","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5111871616","updated_date":"2026-11-12T13:17:38","created_date":"2016-06-24T00:00:00"}