{"id":"https://openalex.org/A5111458804","orcid":null,"observed_orcids":[],"display_name":"Steve Guccione","raw_author_names":["Steve Guccione"],"full_name":"Steve Guccione","works_count":4,"cited_by_count":212,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":3,"i10_index":3},"ids":{"openalex":"https://openalex.org/A5111458804","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I32923980","ror":"https://ror.org/01rb7bk56","display_name":"Xilinx (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]},"years":[1999]},{"institution":{"id":"https://openalex.org/I4210101362","ror":"https://ror.org/00pahkj72","display_name":"Xilinx (Ireland)","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]},"years":[1999]}],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","count":1,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":1.76e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1.01e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":9.7e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","value":3.8e-06,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8208575248718262},{"id":"113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","score":0.7193801403045654},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.42860496044158936},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.4192188084125519},{"id":"129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","score":0.0}],"counts_by_year":[{"year":1997,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1999,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2003,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":11},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":7},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":4},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":2}],"display_name_alternatives":["Steve Guccione"],"block_key":"s guccione","works_api_url":"https://api.openalex.org/works?filter=author.id:A5111458804","updated_date":"2026-11-08T12:57:04","created_date":"2016-06-24T00:00:00"}
