{"id":"https://openalex.org/A5111384708","orcid":null,"observed_orcids":[],"display_name":"Prabhat Avasare","raw_author_names":["Avasare, Prabhat","P Avasare","P. Avasare","Prabhat Avasare"],"full_name":"Avasare, Prabhat","works_count":28,"cited_by_count":560,"summary_stats":{"2yr_mean_citedness":4.5,"h_index":11,"i10_index":12},"ids":{"openalex":"https://openalex.org/A5111384708","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I13469542","ror":"https://ror.org/006e5kg04","display_name":"Vrije Universiteit Brussel","country_code":"BE","type":"education","lineage":["https://openalex.org/I13469542"]},"years":[2005]},{"institution":{"id":"https://openalex.org/I4210114974","ror":"https://ror.org/02kcbn207","display_name":"IMEC","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]},"years":[2013,2012,2011,2010,2009,2007,2005,2004,2003,2002,2001]}],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":24,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","count":12,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":9,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":8,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","value":9.39e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":7.73e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":6.13e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10579","display_name":"Cognitive Radio Networks and Spectrum Sensing","value":2.31e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":2.01e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.9003874063491821},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.7064183354377747},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.6038303375244141},{"id":"120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","score":0.47764861583709717},{"id":"76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","score":0.23289334774017334}],"counts_by_year":[{"year":2001,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2003,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2004,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2005,"works_count":3,"oa_works_count":2,"cited_by_count":0},{"year":2006,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":2,"oa_works_count":1,"cited_by_count":0},{"year":2009,"works_count":2,"oa_works_count":1,"cited_by_count":0},{"year":2010,"works_count":2,"oa_works_count":1,"cited_by_count":0},{"year":2011,"works_count":5,"oa_works_count":2,"cited_by_count":0},{"year":2012,"works_count":3,"oa_works_count":0,"cited_by_count":52},{"year":2013,"works_count":3,"oa_works_count":0,"cited_by_count":63},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":41},{"year":2015,"works_count":1,"oa_works_count":0,"cited_by_count":38},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":25},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":25},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":17},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":12},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":15},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":8},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2024,"works_count":1,"oa_works_count":0,"cited_by_count":6},{"year":2025,"works_count":1,"oa_works_count":0,"cited_by_count":9},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":7}],"display_name_alternatives":["Avasare, Prabhat","P Avasare","P. Avasare","Prabhat Avasare"],"block_key":"p avasare","works_api_url":"https://api.openalex.org/works?filter=author.id:A5111384708","updated_date":"2026-11-07T12:08:38","created_date":"2016-06-24T00:00:00"}
