{"id":"https://openalex.org/A5110068140","orcid":"https://orcid.org/0000-0002-6750-927X","observed_orcids":["https://orcid.org/0000-0002-6750-927X"],"display_name":"Wayne Luk","raw_author_names":["Luk, Wayne","W. Luk","Wayne Luk"],"full_name":"Wayne Luk","works_count":10,"cited_by_count":36,"summary_stats":{"2yr_mean_citedness":0.5,"h_index":3,"i10_index":2},"ids":{"openalex":"https://openalex.org/A5110068140","orcid":"https://orcid.org/0000-0002-6750-927X","observed_orcids":["https://orcid.org/0000-0002-6750-927X"]},"affiliations":[{"institution":{"id":"https://openalex.org/I47508984","ror":"https://ror.org/041kmwe10","display_name":"Imperial College London","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]},"years":[2026,2025,2007,2006,2005,2004]}],"last_known_institutions":[{"id":"https://openalex.org/I47508984","ror":"https://ror.org/041kmwe10","display_name":"Imperial College London","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":7,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","count":3,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":2.34e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":2.25e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":2.01e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","value":7.8e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12535","display_name":"Machine Learning and Data Classification","value":7.4e-06,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8300033807754517},{"id":"42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","score":0.8140273690223694},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.6147735118865967},{"id":"117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","score":0.5497999787330627},{"id":"11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","score":0.4724000096321106}],"counts_by_year":[{"year":2004,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2005,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":2006,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":9},{"year":2013,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2025,"works_count":2,"oa_works_count":1,"cited_by_count":1},{"year":2026,"works_count":4,"oa_works_count":4,"cited_by_count":2}],"display_name_alternatives":["Luk, Wayne","W. Luk","Wayne Luk"],"block_key":"w luk","works_api_url":"https://api.openalex.org/works?filter=author.id:A5110068140","awards_count":0,"updated_date":"2026-11-07T12:08:38","created_date":"2016-06-24T00:00:00"}