{"id":"https://openalex.org/A5108924488","orcid":"https://orcid.org/0009-0005-2567-1913","observed_orcids":["https://orcid.org/0009-0005-2567-1913"],"display_name":"M. BalaMurali Krishna","raw_author_names":["M. Bala Murali Krishna","M. BalaMurali Krishna"],"full_name":"M. BalaMurali Krishna","works_count":3,"cited_by_count":4,"summary_stats":{"2yr_mean_citedness":1.3333333333333333,"h_index":1,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5108924488","orcid":"https://orcid.org/0009-0005-2567-1913","observed_orcids":["https://orcid.org/0009-0005-2567-1913"]},"affiliations":[{"institution":{"id":"https://openalex.org/I4405270480","ror":"https://ror.org/00s4s8963","display_name":"Mohan Babu University","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405270480"]},"years":[2026,2025]}],"last_known_institutions":[{"id":"https://openalex.org/I4405270480","ror":"https://ror.org/00s4s8963","display_name":"Mohan Babu University","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405270480"]}],"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","value":6.64e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","value":1.61e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":1.06e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1.01e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","value":3.7e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.6287832260131836},{"id":"163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","score":0.5734899044036865},{"id":"24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","score":0.3754521906375885},{"id":"131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","score":0.31130000948905945},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.2865999937057495}],"counts_by_year":[{"year":2025,"works_count":1,"oa_works_count":0,"cited_by_count":1},{"year":2026,"works_count":2,"oa_works_count":1,"cited_by_count":3}],"display_name_alternatives":["M. Bala Murali Krishna","M. BalaMurali Krishna"],"block_key":"m krishna","works_api_url":"https://api.openalex.org/works?filter=author.id:A5108924488","awards_count":0,"updated_date":"2026-11-01T11:00:13","created_date":"2025-05-13T00:00:00"}