{"id":"https://openalex.org/A5097277847","orcid":null,"observed_orcids":[],"display_name":"Chenyang Ai","raw_author_names":["Ai, Chenyang","Chenyang Ai"],"full_name":"Ai, Chenyang","works_count":3,"cited_by_count":1,"summary_stats":{"2yr_mean_citedness":0.3333333333333333,"h_index":1,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5097277847","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I20231570","ror":"https://ror.org/02v51f717","display_name":"Peking University","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},"years":[2024]},{"institution":{"id":"https://openalex.org/I98677209","ror":"https://ror.org/01nrxwf90","display_name":"University of Edinburgh","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]},"years":[2026]}],"last_known_institutions":[{"id":"https://openalex.org/I98677209","ror":"https://ror.org/01nrxwf90","display_name":"University of Edinburgh","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","count":1,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":1,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","value":2.37e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":6.8e-06,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":5.4e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":3.5e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":3.2e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.779699981212616},{"id":"206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","score":0.5467000007629395},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.5235000252723694},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.3715921640396118},{"id":"2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","score":0.3433000147342682}],"counts_by_year":[{"year":2024,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":2026,"works_count":2,"oa_works_count":2,"cited_by_count":1}],"display_name_alternatives":["Ai, Chenyang","Chenyang Ai"],"block_key":"c ai","works_api_url":"https://api.openalex.org/works?filter=author.id:A5097277847","updated_date":"2026-11-04T11:47:51","created_date":"2024-05-10T00:00:00"}