{"id":"https://openalex.org/A5091297210","orcid":"https://orcid.org/0000-0001-7945-5400","observed_orcids":["https://orcid.org/0000-0001-7945-5400"],"display_name":"Changsik Yoo","raw_author_names":["C. Yoo","Chang-Sik Yoo","Changsik Yoo","Yoo, Changsik"],"full_name":"Changsik Yoo","works_count":183,"cited_by_count":2086,"summary_stats":{"2yr_mean_citedness":7.25,"h_index":26,"i10_index":53},"ids":{"openalex":"https://openalex.org/A5091297210","orcid":"https://orcid.org/0000-0001-7945-5400","observed_orcids":["https://orcid.org/0000-0001-7945-5400"]},"affiliations":[{"institution":{"id":"https://openalex.org/I139264467","ror":"https://ror.org/04h9pn542","display_name":"Seoul National University","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]},"years":[2002,1999,1998,1997,1996,1995]},{"institution":{"id":"https://openalex.org/I2250650973","ror":"https://ror.org/04w3jy968","display_name":"Samsung (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},"years":[2025,2024,2023,2022,2021,2003,2002]},{"institution":{"id":"https://openalex.org/I3132238960","ror":"https://ror.org/01n002310","display_name":"Institute of Electrical and Electronics Engineers","country_code":"US","type":"education","lineage":["https://openalex.org/I3132238960"]},"years":[2002]},{"institution":{"id":"https://openalex.org/I35440088","ror":"https://ror.org/05a28rw58","display_name":"ETH Zurich","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]},"years":[2002,2001,2000,1999]},{"institution":{"id":"https://openalex.org/I4405253860","ror":"https://ror.org/015f9wa43","display_name":"Integrated Systems Laboratory","country_code":"CH","type":"facility","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088","https://openalex.org/I4405253860"]},"years":[2002,2001,2000,1999]},{"institution":{"id":"https://openalex.org/I4405259277","ror":"https://ror.org/020m7t761","display_name":"Samsung Electronics (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]},"years":[2025,2024,2023,2022,2021,2003,2002,2001,2000]},{"institution":{"id":"https://openalex.org/I4575257","ror":"https://ror.org/046865y68","display_name":"Hanyang University","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]},"years":[2023,2022,2021,2020,2019,2018,2017,2016,2015,2014,2013,2012,2011,2010,2009,2008,2007,2006,2005,2004,2003]}],"last_known_institutions":[{"id":"https://openalex.org/I2250650973","ror":"https://ror.org/04w3jy968","display_name":"Samsung (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I4405259277","ror":"https://ror.org/020m7t761","display_name":"Samsung Electronics (South Korea)","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4405259277"]}],"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":151,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","count":95,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","count":88,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":70,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","count":33,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","value":0.0007395,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","value":0.000365,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","value":0.0003397,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":0.0002464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","value":0.0001471,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","score":0.7543168663978577},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7531354427337646},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.6964149475097656},{"id":"165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","score":0.6455727815628052},{"id":"24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","score":0.6349523067474365}],"counts_by_year":[{"year":1995,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":1996,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1997,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":1998,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1999,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2000,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2001,"works_count":3,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":11,"oa_works_count":0,"cited_by_count":0},{"year":2003,"works_count":3,"oa_works_count":0,"cited_by_count":0},{"year":2004,"works_count":6,"oa_works_count":1,"cited_by_count":0},{"year":2005,"works_count":10,"oa_works_count":0,"cited_by_count":0},{"year":2006,"works_count":11,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":8,"oa_works_count":0,"cited_by_count":0},{"year":2008,"works_count":10,"oa_works_count":0,"cited_by_count":0},{"year":2009,"works_count":8,"oa_works_count":0,"cited_by_count":0},{"year":2010,"works_count":9,"oa_works_count":1,"cited_by_count":0},{"year":2011,"works_count":4,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":14,"oa_works_count":0,"cited_by_count":100},{"year":2013,"works_count":9,"oa_works_count":0,"cited_by_count":109},{"year":2014,"works_count":12,"oa_works_count":2,"cited_by_count":110},{"year":2015,"works_count":6,"oa_works_count":1,"cited_by_count":97},{"year":2016,"works_count":6,"oa_works_count":1,"cited_by_count":92},{"year":2017,"works_count":4,"oa_works_count":2,"cited_by_count":100},{"year":2018,"works_count":11,"oa_works_count":0,"cited_by_count":92},{"year":2019,"works_count":4,"oa_works_count":0,"cited_by_count":97},{"year":2020,"works_count":4,"oa_works_count":1,"cited_by_count":103},{"year":2021,"works_count":4,"oa_works_count":0,"cited_by_count":78},{"year":2022,"works_count":4,"oa_works_count":0,"cited_by_count":89},{"year":2023,"works_count":6,"oa_works_count":1,"cited_by_count":134},{"year":2024,"works_count":5,"oa_works_count":0,"cited_by_count":139},{"year":2025,"works_count":3,"oa_works_count":0,"cited_by_count":156},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":99}],"display_name_alternatives":["C. Yoo","Chang-Sik Yoo","Changsik Yoo","Yoo, Changsik"],"block_key":"c yoo","works_api_url":"https://api.openalex.org/works?filter=author.id:A5091297210","updated_date":"2026-11-07T12:08:38","created_date":"2016-06-24T00:00:00"}