{"id":"https://openalex.org/A5087787392","orcid":"https://orcid.org/0000-0003-0986-4107","observed_orcids":["https://orcid.org/0000-0003-0986-4107"],"display_name":"Jae-Won Nam","raw_author_names":["Jae-Won Nam","Jae\u2010Won Nam","Nam Jae-Won","Nam Jaewon"],"full_name":"Nam, Jae-Won","works_count":42,"cited_by_count":345,"summary_stats":{"2yr_mean_citedness":3.2142857142857144,"h_index":10,"i10_index":11},"ids":{"openalex":"https://openalex.org/A5087787392","orcid":"https://orcid.org/0000-0003-0986-4107","observed_orcids":["https://orcid.org/0000-0003-0986-4107"]},"affiliations":[{"institution":{"id":"https://openalex.org/I1174212","ror":"https://ror.org/03taz7m60","display_name":"University of Southern California","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},"years":[2019,2018,2016,2013]},{"institution":{"id":"https://openalex.org/I118373667","ror":"https://ror.org/00chfja07","display_name":"Seoul National University of Science and Technology","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]},"years":[2026,2025,2024,2023,2022,2021]},{"institution":{"id":"https://openalex.org/I1343180700","ror":"https://ror.org/01ek73717","display_name":"Intel (United States)","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},"years":[2020]},{"institution":{"id":"https://openalex.org/I142401562","ror":"https://ror.org/03ysstz10","display_name":"Electronics and Telecommunications Research Institute","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]},"years":[2012,2011,2010,2009]}],"last_known_institutions":[{"id":"https://openalex.org/I118373667","ror":"https://ror.org/00chfja07","display_name":"Seoul National University of Science and Technology","country_code":"KR","type":"education","lineage":["https://openalex.org/I118373667"]}],"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":32,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","count":30,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":22,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","count":11,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","count":5,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","value":0.0001032,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","value":8.9e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","value":7.72e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","value":7.43e-05,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":7.4e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","score":0.7813211679458618},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7012950778007507},{"id":"119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","score":0.6561452746391296},{"id":"24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","score":0.6461218595504761},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.405412882566452}],"counts_by_year":[{"year":2008,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2009,"works_count":3,"oa_works_count":1,"cited_by_count":0},{"year":2010,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2011,"works_count":3,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":1,"oa_works_count":0,"cited_by_count":13},{"year":2013,"works_count":1,"oa_works_count":0,"cited_by_count":13},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":14},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":10},{"year":2016,"works_count":3,"oa_works_count":0,"cited_by_count":8},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":13},{"year":2018,"works_count":1,"oa_works_count":0,"cited_by_count":21},{"year":2019,"works_count":2,"oa_works_count":0,"cited_by_count":20},{"year":2020,"works_count":1,"oa_works_count":0,"cited_by_count":19},{"year":2021,"works_count":3,"oa_works_count":1,"cited_by_count":19},{"year":2022,"works_count":3,"oa_works_count":3,"cited_by_count":33},{"year":2023,"works_count":4,"oa_works_count":2,"cited_by_count":30},{"year":2024,"works_count":6,"oa_works_count":4,"cited_by_count":23},{"year":2025,"works_count":4,"oa_works_count":0,"cited_by_count":53},{"year":2026,"works_count":4,"oa_works_count":2,"cited_by_count":42}],"display_name_alternatives":["Jae-Won Nam","Jae\u2010Won Nam","Nam Jae-Won","Nam Jaewon"],"block_key":"j nam","works_api_url":"https://api.openalex.org/works?filter=author.id:A5087787392","updated_date":"2026-11-02T12:28:04","created_date":"2016-06-24T00:00:00"}
