{"id":"https://openalex.org/A5085809079","orcid":"https://orcid.org/0000-0001-6385-4298","observed_orcids":["https://orcid.org/0000-0001-6385-4298"],"display_name":"Parthiv Bhau","raw_author_names":["Parthiv Bhau"],"full_name":"Parthiv Bhau","works_count":4,"cited_by_count":6,"summary_stats":{"2yr_mean_citedness":1.5,"h_index":2,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5085809079","orcid":"https://orcid.org/0000-0001-6385-4298","observed_orcids":["https://orcid.org/0000-0001-6385-4298"]},"affiliations":[{"institution":{"id":"https://openalex.org/I165831266","ror":"https://ror.org/05qkq7x38","display_name":"Nirma University","country_code":"IN","type":"education","lineage":["https://openalex.org/I165831266"]},"years":[2025,2024,2023,2022]}],"last_known_institutions":[{"id":"https://openalex.org/I165831266","ror":"https://ror.org/05qkq7x38","display_name":"Nirma University","country_code":"IN","type":"education","lineage":["https://openalex.org/I165831266"]}],"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":4,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","count":1,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","value":6.64e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1.51e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":1.41e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","value":9.7e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","score":0.9716172218322754},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.5800999999046326},{"id":"24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","score":0.5688999891281128},{"id":"119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","score":0.3752545118331909},{"id":"127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","score":0.2685890793800354}],"counts_by_year":[{"year":2022,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2023,"works_count":1,"oa_works_count":0,"cited_by_count":1},{"year":2024,"works_count":1,"oa_works_count":0,"cited_by_count":1},{"year":2025,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":4}],"display_name_alternatives":["Parthiv Bhau"],"block_key":"p bhau","works_api_url":"https://api.openalex.org/works?filter=author.id:A5085809079","awards_count":0,"updated_date":"2026-11-04T11:47:51","created_date":"2023-01-05T00:00:00"}