{"id":"https://openalex.org/A5083166501","orcid":null,"observed_orcids":[],"display_name":"Y. Takebe","raw_author_names":["Y. Takebe","Yoshimasa Takebe","\u597d\u6b63 \u7af9\u90e8"],"full_name":"Yoshimasa Takebe","works_count":9,"cited_by_count":31,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":3,"i10_index":1},"ids":{"openalex":"https://openalex.org/A5083166501","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I2252096349","ror":"https://ror.org/038e2g226","display_name":"Fujitsu (Japan)","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]},"years":[2013,2011,2002]}],"last_known_institutions":[{"id":"https://openalex.org/I2252096349","ror":"https://ror.org/038e2g226","display_name":"Fujitsu (Japan)","country_code":"JP","type":"company","lineage":["https://openalex.org/I2252096349"]}],"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":9,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":9,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":6,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":1,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":3.02e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":2.76e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","value":1.25e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":1.02e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":4.8e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","score":0.9835004806518555},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8475277423858643},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.5316537022590637},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.5150516033172607},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.49467727541923523}],"counts_by_year":[{"year":2000,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2001,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":5,"oa_works_count":0,"cited_by_count":0},{"year":2011,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2013,"works_count":1,"oa_works_count":0,"cited_by_count":1},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":2},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":1}],"display_name_alternatives":["Y. Takebe","Yoshimasa Takebe","\u597d\u6b63 \u7af9\u90e8"],"block_key":"y takebe","works_api_url":"https://api.openalex.org/works?filter=author.id:A5083166501","updated_date":"2026-10-28T12:34:19","created_date":"2016-06-24T00:00:00"}
