{"id":"https://openalex.org/A5082644289","orcid":"https://orcid.org/0000-0001-7535-4821","observed_orcids":["https://orcid.org/0000-0001-7535-4821"],"display_name":"Teresa Cervero","raw_author_names":["Cervero, Teresa","T. Cervero","Teresa Cervero","Teresa G. Cervero"],"full_name":"Teresa G. Cervero","works_count":28,"cited_by_count":114,"summary_stats":{"2yr_mean_citedness":2.6666666666666665,"h_index":7,"i10_index":4},"ids":{"openalex":"https://openalex.org/A5082644289","orcid":"https://orcid.org/0000-0001-7535-4821","observed_orcids":["https://orcid.org/0000-0001-7535-4821"]},"affiliations":[{"institution":{"id":"https://openalex.org/I119635470","ror":"https://ror.org/01teme464","display_name":"Universidad de Las Palmas de Gran Canaria","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]},"years":[2014,2013,2012,2011,2009]},{"institution":{"id":"https://openalex.org/I2799803557","ror":"https://ror.org/05sd8tv96","display_name":"Barcelona Supercomputing Center","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},"years":[2026,2025,2024,2023]}],"last_known_institutions":[{"id":"https://openalex.org/I2799803557","ror":"https://ror.org/05sd8tv96","display_name":"Barcelona Supercomputing Center","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]}],"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":24,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":11,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":7,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","count":6,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":5,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":7.76e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":6.47e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","value":3.35e-05,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":2.73e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":2.52e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8883016705513},{"id":"42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","score":0.8357317447662354},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.7178999781608582},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.6581354141235352},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.532524824142456}],"counts_by_year":[{"year":2009,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":2011,"works_count":5,"oa_works_count":3,"cited_by_count":0},{"year":2012,"works_count":2,"oa_works_count":0,"cited_by_count":7},{"year":2013,"works_count":3,"oa_works_count":0,"cited_by_count":6},{"year":2014,"works_count":2,"oa_works_count":0,"cited_by_count":14},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":7},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":6},{"year":2017,"works_count":0,"oa_works_count":0,"cited_by_count":8},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":5},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2022,"works_count":1,"oa_works_count":1,"cited_by_count":6},{"year":2023,"works_count":5,"oa_works_count":3,"cited_by_count":0},{"year":2024,"works_count":3,"oa_works_count":3,"cited_by_count":11},{"year":2025,"works_count":2,"oa_works_count":2,"cited_by_count":19},{"year":2026,"works_count":4,"oa_works_count":3,"cited_by_count":16}],"display_name_alternatives":["Cervero, Teresa","T. Cervero","Teresa Cervero","Teresa G. Cervero"],"block_key":"t cervero","works_api_url":"https://api.openalex.org/works?filter=author.id:A5082644289","updated_date":"2026-11-04T11:47:51","created_date":"2016-06-24T00:00:00"}