{"id":"https://openalex.org/A5073743134","orcid":"https://orcid.org/0000-0001-5905-997X","observed_orcids":["https://orcid.org/0000-0001-5905-997X"],"display_name":"Jifeng Luo","raw_author_names":["Jifeng Luo"],"full_name":"Jifeng Luo","works_count":4,"cited_by_count":6,"summary_stats":{"2yr_mean_citedness":1.0,"h_index":2,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5073743134","orcid":"https://orcid.org/0000-0001-5905-997X","observed_orcids":["https://orcid.org/0000-0001-5905-997X"]},"affiliations":[{"institution":{"id":"https://openalex.org/I76130692","ror":"https://ror.org/00a2xv884","display_name":"Zhejiang University","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},"years":[2026,2025,2024,2022]}],"last_known_institutions":[{"id":"https://openalex.org/I76130692","ror":"https://ror.org/00a2xv884","display_name":"Zhejiang University","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":2,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10481","display_name":"Computer Graphics and Visualization Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1704","display_name":"Computer Graphics and Computer-Aided Design"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":1.3e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","value":1.25e-05,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","value":1.15e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":9.6e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","value":7.7e-06,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.7358660101890564},{"id":"123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","score":0.5535224676132202},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.16045132279396057},{"id":"142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","score":0.0},{"id":"153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","score":0.0}],"counts_by_year":[{"year":2022,"works_count":1,"oa_works_count":1,"cited_by_count":3},{"year":2024,"works_count":1,"oa_works_count":1,"cited_by_count":3},{"year":2025,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":2026,"works_count":1,"oa_works_count":0,"cited_by_count":0}],"display_name_alternatives":["Jifeng Luo"],"block_key":"j luo","works_api_url":"https://api.openalex.org/works?filter=author.id:A5073743134","updated_date":"2026-10-15T12:44:11","created_date":"2025-10-10T00:00:00"}