{"id":"https://openalex.org/A5070919442","orcid":null,"observed_orcids":[],"display_name":"Paul Wielage","raw_author_names":["P. Wielage","PAUL WIELAGE","Paul Wielage","Wielage, Paul"],"full_name":"Paul Wielage","works_count":39,"cited_by_count":1602,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":18,"i10_index":18},"ids":{"openalex":"https://openalex.org/A5070919442","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I109147379","ror":"https://ror.org/059be4e97","display_name":"NXP (Netherlands)","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]},"years":[2008,2007]},{"institution":{"id":"https://openalex.org/I4210122849","ror":"https://ror.org/02p2bgp27","display_name":"Philips (Netherlands)","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},"years":[2008,2006,2005,2004,2003,2002]},{"institution":{"id":"https://openalex.org/I4210163196","ror":"https://ror.org/0532vdr17","display_name":"Signify (Netherlands)","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210163196"]},"years":[2004,2003,2002]},{"institution":{"id":"https://openalex.org/I98358874","ror":"https://ror.org/02e2c7k09","display_name":"Delft University of Technology","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]},"years":[1994,1993]}],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":24,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":22,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":16,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":9,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":8,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":0.0001497,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":0.0001207,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":6.26e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","value":5.47e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":5.15e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8143759965896606},{"id":"31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","score":0.7018908858299255},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.5597246289253235},{"id":"120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","score":0.527899980545044},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.48886507749557495}],"counts_by_year":[{"year":1993,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":1994,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2001,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2003,"works_count":8,"oa_works_count":0,"cited_by_count":0},{"year":2004,"works_count":4,"oa_works_count":0,"cited_by_count":0},{"year":2005,"works_count":3,"oa_works_count":1,"cited_by_count":0},{"year":2006,"works_count":2,"oa_works_count":0,"cited_by_count":0},{"year":2007,"works_count":5,"oa_works_count":1,"cited_by_count":0},{"year":2008,"works_count":5,"oa_works_count":0,"cited_by_count":0},{"year":2012,"works_count":0,"oa_works_count":0,"cited_by_count":84},{"year":2013,"works_count":2,"oa_works_count":0,"cited_by_count":92},{"year":2014,"works_count":0,"oa_works_count":0,"cited_by_count":67},{"year":2015,"works_count":0,"oa_works_count":0,"cited_by_count":38},{"year":2016,"works_count":0,"oa_works_count":0,"cited_by_count":22},{"year":2017,"works_count":3,"oa_works_count":0,"cited_by_count":39},{"year":2018,"works_count":0,"oa_works_count":0,"cited_by_count":17},{"year":2019,"works_count":0,"oa_works_count":0,"cited_by_count":19},{"year":2020,"works_count":0,"oa_works_count":0,"cited_by_count":13},{"year":2021,"works_count":0,"oa_works_count":0,"cited_by_count":14},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":4},{"year":2023,"works_count":0,"oa_works_count":0,"cited_by_count":8},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":3},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":3}],"display_name_alternatives":["P. Wielage","PAUL WIELAGE","Paul Wielage","Wielage, Paul"],"block_key":"p wielage","works_api_url":"https://api.openalex.org/works?filter=author.id:A5070919442","awards_count":0,"updated_date":"2026-11-07T12:08:38","created_date":"2016-06-24T00:00:00"}