{"id":"https://openalex.org/A5067044065","orcid":"https://orcid.org/0000-0001-7892-2062","observed_orcids":["https://orcid.org/0000-0001-7892-2062"],"display_name":"K. Bala Sindhuri","raw_author_names":["Bala Sindhuri K","Bala Sindhuri Kandula","Bala Sindhuri Kandula*","Bala Sindhuri Kandulaa","K Bala Sindhuri","K. Bala Sindhuri","K. Bala Sinduri","K.Bala Sindhuri","Kandula Bala Sindhuri","Sindhuri , K. Bala"],"full_name":"Kandula Bala Sindhuri","works_count":63,"cited_by_count":351,"summary_stats":{"2yr_mean_citedness":1.125,"h_index":9,"i10_index":9},"ids":{"openalex":"https://openalex.org/A5067044065","orcid":"https://orcid.org/0000-0001-7892-2062","observed_orcids":["https://orcid.org/0000-0001-7892-2062"]},"affiliations":[{"institution":{"id":"https://openalex.org/I142809039","ror":"https://ror.org/05s9t8c95","display_name":"Jawaharlal Nehru Technological University, Kakinada","country_code":"IN","type":"education","lineage":["https://openalex.org/I142809039"]},"years":[2020,2018,2016]},{"institution":{"id":"https://openalex.org/I4400009046","ror":"https://ror.org/038qac964","display_name":"SRKR Engineering College","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400009046"]},"years":[2026,2025,2024,2023,2022,2021,2018,2017,2016,2015]}],"last_known_institutions":[{"id":"https://openalex.org/I4400009046","ror":"https://ror.org/038qac964","display_name":"SRKR Engineering College","country_code":"IN","type":"education","lineage":["https://openalex.org/I4400009046"]}],"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":46,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":36,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","count":27,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":10,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","count":9,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","value":0.0003523,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":0.000181,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":0.0001619,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","value":6.46e-05,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":5.85e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","score":0.9876400232315063},{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.8352000117301941},{"id":"94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","score":0.7409293055534363},{"id":"33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","score":0.421099990606308},{"id":"76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","score":0.2955000102519989}],"counts_by_year":[{"year":2014,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2015,"works_count":3,"oa_works_count":0,"cited_by_count":1},{"year":2016,"works_count":8,"oa_works_count":3,"cited_by_count":8},{"year":2017,"works_count":3,"oa_works_count":0,"cited_by_count":10},{"year":2018,"works_count":6,"oa_works_count":0,"cited_by_count":18},{"year":2019,"works_count":3,"oa_works_count":1,"cited_by_count":16},{"year":2020,"works_count":1,"oa_works_count":0,"cited_by_count":33},{"year":2021,"works_count":1,"oa_works_count":0,"cited_by_count":36},{"year":2022,"works_count":2,"oa_works_count":0,"cited_by_count":41},{"year":2023,"works_count":3,"oa_works_count":2,"cited_by_count":41},{"year":2024,"works_count":4,"oa_works_count":0,"cited_by_count":45},{"year":2025,"works_count":17,"oa_works_count":4,"cited_by_count":60},{"year":2026,"works_count":11,"oa_works_count":5,"cited_by_count":42}],"display_name_alternatives":["Bala Sindhuri K","Bala Sindhuri Kandula","Bala Sindhuri Kandula*","Bala Sindhuri Kandulaa","K Bala Sindhuri","K. Bala Sindhuri","K. Bala Sinduri","K.Bala Sindhuri","Kandula Bala Sindhuri","Sindhuri , K. Bala"],"block_key":"k sindhuri","works_api_url":"https://api.openalex.org/works?filter=author.id:A5067044065","awards_count":0,"updated_date":"2026-11-08T12:57:04","created_date":"2016-06-24T00:00:00"}