{"id":"https://openalex.org/A5065023935","orcid":null,"observed_orcids":[],"display_name":"D. Sudheer","raw_author_names":["D. Sudheer"],"full_name":"D. Sudheer","works_count":1,"cited_by_count":4,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":1,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5065023935","orcid":null,"observed_orcids":[]},"affiliations":[],"last_known_institutions":null,"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","count":1,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","value":1.04e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","value":5.8e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":3.2e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","score":0.4605838656425476},{"id":"14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","score":0.4414999186992645},{"id":"111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","score":0.34846562147140503},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.3412237763404846},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.12421360611915588}],"counts_by_year":[{"year":2023,"works_count":1,"oa_works_count":1,"cited_by_count":0},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2025,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2026,"works_count":0,"oa_works_count":0,"cited_by_count":2}],"display_name_alternatives":["D. Sudheer"],"block_key":"d sudheer","works_api_url":"https://api.openalex.org/works?filter=author.id:A5065023935","awards_count":0,"awards_api_url":"https://api.openalex.org/awards?filter=investigators.author.id:A5065023935","updated_date":"2026-11-10T14:30:39","created_date":"2023-04-20T00:00:00"}