{"id":"https://openalex.org/A5048586604","orcid":null,"observed_orcids":[],"display_name":"Gregory Chevallier","raw_author_names":["G. Chevallier","Gregory Chevallier"],"full_name":"Gregory Chevallier","works_count":3,"cited_by_count":9,"summary_stats":{"2yr_mean_citedness":0.0,"h_index":1,"i10_index":0},"ids":{"openalex":"https://openalex.org/A5048586604","orcid":null,"observed_orcids":[]},"affiliations":[{"institution":{"id":"https://openalex.org/I4405264447","ror":"https://ror.org/01yvrd251","display_name":"Universit\u00e9 Pierre-et-Marie-Curie","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081","https://openalex.org/I4405264447"]},"years":[2002,1991]}],"last_known_institutions":[{"id":"https://openalex.org/I4405264447","ror":"https://ror.org/01yvrd251","display_name":"Universit\u00e9 Pierre-et-Marie-Curie","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081","https://openalex.org/I4405264447"]}],"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":3,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","count":3,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":1,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":2.04e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","value":1.51e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","value":7.1e-06,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":3.2e-06,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"15708023","wikidata":"https://www.wikidata.org/wiki/Q80083","display_name":"Humanities","score":0.8446635603904724},{"id":"138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","score":0.44039100408554077},{"id":"142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","score":0.32944735884666443},{"id":"149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","score":0.3240147829055786},{"id":"154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","score":0.22522684931755066}],"counts_by_year":[{"year":1991,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":1993,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2002,"works_count":1,"oa_works_count":0,"cited_by_count":0}],"display_name_alternatives":["G. Chevallier","Gregory Chevallier"],"block_key":"g chevallier","works_api_url":"https://api.openalex.org/works?filter=author.id:A5048586604","awards_count":0,"updated_date":"2026-11-04T11:47:51","created_date":"2016-06-24T00:00:00"}