{"id":"https://openalex.org/A5046763643","orcid":"https://orcid.org/0000-0003-1918-7533","observed_orcids":["https://orcid.org/0000-0003-1918-7533"],"display_name":"Yufeng Gu","raw_author_names":["Gu, Yufeng","Yufeng Gu"],"full_name":"Gu, Yufeng","works_count":13,"cited_by_count":102,"summary_stats":{"2yr_mean_citedness":6.1,"h_index":4,"i10_index":3},"ids":{"openalex":"https://openalex.org/A5046763643","orcid":"https://orcid.org/0000-0003-1918-7533","observed_orcids":["https://orcid.org/0000-0003-1918-7533"]},"affiliations":[{"institution":{"id":"https://openalex.org/I27837315","ror":"https://ror.org/00jmfr291","display_name":"University of Michigan","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},"years":[2026,2025,2023,2021]}],"last_known_institutions":[{"id":"https://openalex.org/I27837315","ror":"https://ror.org/00jmfr291","display_name":"University of Michigan","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","count":12,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","count":6,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10015","display_name":"Genomics and Phylogenetic Studies","count":5,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","count":3,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","count":2,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"topic_share":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","value":2.14e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","value":2.04e-05,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","value":1.94e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","value":1.61e-05,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","value":9.7e-06,"subfield":{"id":"https://openalex.org/subfields/2614","display_name":"Theoretical Computer Science"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"x_concepts":[{"id":"41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","score":0.860276460647583},{"id":"173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","score":0.5751996040344238},{"id":"118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","score":0.503000020980835},{"id":"26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","score":0.4325000047683716},{"id":"111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","score":0.377529501914978}],"counts_by_year":[{"year":2021,"works_count":1,"oa_works_count":0,"cited_by_count":0},{"year":2022,"works_count":0,"oa_works_count":0,"cited_by_count":1},{"year":2023,"works_count":2,"oa_works_count":2,"cited_by_count":5},{"year":2024,"works_count":0,"oa_works_count":0,"cited_by_count":11},{"year":2025,"works_count":6,"oa_works_count":5,"cited_by_count":36},{"year":2026,"works_count":4,"oa_works_count":4,"cited_by_count":49}],"display_name_alternatives":["Gu, Yufeng","Yufeng Gu"],"block_key":"y gu","works_api_url":"https://api.openalex.org/works?filter=author.id:A5046763643","updated_date":"2026-11-05T13:29:08","created_date":"2021-05-10T00:00:00"}